数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IA82527-PLC44A-R 数据表(PDF) 22 Page - InnovASIC, Inc

部件名 IA82527-PLC44A-R
功能描述  Serial Communications Controller CAN Protocol
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INNOVASIC [InnovASIC, Inc]
网页  http://www.innovasic.com
标志 INNOVASIC - InnovASIC, Inc

IA82527-PLC44A-R 数据表(HTML) 22 Page - InnovASIC, Inc

Back Button IA82527-PLC44A-R Datasheet HTML 18Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 19Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 20Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 21Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 22Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 23Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 24Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 25Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 26Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 45 page
background image
IA82527
04 May 2007
CAN Serial Communications Controller
As of Production Ver. 00
PRELIMINARY
Copyright 
 2007
EN21070504-00
www.Innovasic.com
Customer Support:
Page 22 of 45
1-888-824-4184
©
4.1.1
CAN Controller
The CAN Controller block of the IA82527 supports the interface to the CAN Bus via the rx0, rx1,
tx0, and tx1 lines. The CAN Controller manages the transceiver logic, error management logic,
and the message objects, controlling the data stream between the RAM (parallel data) and the
CAN Bus (serial data).
4.1.2
RAM
The RAM block of the IA82527 provides the interface buffer between the system CPU and the
CAN Bus. The IA82527 RAM provides storage for 15 message objects of 8-byte data length.
The RAM is an interleaved-access memory, which means that access to the RAM is timeshared
between the CPU Interface Logic and the CAN Bus.
4.1.3
CPU Interface
The IA82527 is capable of interfacing to many commonly used microcontrollers. There are four
parallel interface options and a serial interface option.
Different interface options, or modes, are selected using interface mode pins, mode1 and
mode0. The parallel interface modes that can be selected are as follows:
• 8-bit Intel
® multiplexed address and data buses
• 16-bit Intel
® multiplexed address and data buses
• 8-bit non- Intel
® multiplexed address and data buses
• 8-bit non-multiplexed address and data buses
The serial interface mode is fully compatible with the Motorola
® SPI protocol and will interface to
most commonly used serial interfaces. The serial interface is implemented in slave mode only,
and responds to the master using the specially designed serial interface protocol. The serial
interface mode interconnection scheme is shown in Figure 4.
Figure 4. mosi/miso Connection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com