数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IA82527-PLC44A-R 数据表(PDF) 34 Page - InnovASIC, Inc

部件名 IA82527-PLC44A-R
功能描述  Serial Communications Controller CAN Protocol
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INNOVASIC [InnovASIC, Inc]
网页  http://www.innovasic.com
标志 INNOVASIC - InnovASIC, Inc

IA82527-PLC44A-R 数据表(HTML) 34 Page - InnovASIC, Inc

Back Button IA82527-PLC44A-R Datasheet HTML 30Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 31Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 32Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 33Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 34Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 35Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 36Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 37Page - InnovASIC, Inc IA82527-PLC44A-R Datasheet HTML 38Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 45 page
background image
IA82527
04 May 2007
CAN Serial Communications Controller
As of Production Ver. 00
PRELIMINARY
Copyright 
 2007
EN21070504-00
www.Innovasic.com
Customer Support:
Page 34 of 45
1-888-824-4184
©
Table 10. Mode 3 Asynchronous Operation Timing
Symbol
Parameter
Minimum
Maximum
1/tXTAL
Oscillator Frequency
8 MHz
16 MHz
1/tSCLK
System Clock Frequency
4 MHz
10 MHz
1/tMCLK
Memory Clock Frequency
2 MHz
8 MHz
tAVCL
Address or r-w_n Valid to cs_n Low
Setup
3 ns
cs_n Low to Data Valid
(for High-Speed Registers 02H, 04H, and
05H)
0 ns
55 ns
cs_n Low to Data Valid
(for Low-Speed Registers)
Read Cycle without Previous Write
0 ns
1.5 tmclk + 100 ns
tCLDV
cs_n Low to Data Valid
(for Low-Speed Registers)
Read Cycle with Previous Write
0 ns
3.5 tmclk + 100 ns
dsack0_n Low to Output Data Valid
(for High-Speed Read Registers)
23 ns
tKLDV
dsack0_n Low to Output Data Valid
(for Low-Speed Read Registers)
< 0 ns
tCHDV
Input Data Hold after cs_n High
15 ns
tCHDH
Output Data Hold after cs_n High
0 ns
tCHDZ
cs_n High to Output Data Float
35 ns
tCHKH
1
cs_n High to dsack0_n = 2.4V
(An on-chip pull-up will drive dsack0_n to
approximately 2.4V; an external pull-up is
required to drive this signal to a higher
voltage.)
0 ns
55 ns
tCHKH
2
cs_n High to dsack0_n = 2.8V
150 ns
tCHKZ
cs_n High to dsack0_n Float
0 ns
100 ns
tCHCL
cs_n Width between Successive Cycles
25 ns
tCHAI
cs_n High to Address Invalid
7 ns
tCLCH
cs_n Width Low
65 ns
tDVCH
CPU Write Data Valid to cs_n High
20 ns
continued
. . .



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com