数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC866PCZP100A 数据表(PDF) 72 Page - Freescale Semiconductor, Inc

部件名 MPC866PCZP100A
功能描述  Hardware Specifications
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC866PCZP100A 数据表(HTML) 72 Page - Freescale Semiconductor, Inc

Back Button MPC866PCZP100A Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 74Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 75Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 76Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 96 page
background image
MPC866/MPC859 Hardware Specifications, Rev. 2
72
Freescale Semiconductor
UTOPIA AC Electrical Specifications
Figure 71 shows the I2C bus timing.
Figure 71. I2C Bus Timing Diagram
13 UTOPIA AC Electrical Specifications
Table 30 through Table 32 show the AC electrical specifications for the UTOPIA interface.
Table 30. UTOPIA Master (Muxed Mode) Electrical Specifications
Num
Signal Characteristic
Direction
Min
Max
Unit
U1
UtpClk rise/fall time (Internal clock option)
Output
4
ns
Duty cycle
50
50
%
Frequency
33
MHz
U2
UTPB, SOC, RxEnb, TxEnb, RxAddr, and TxAddr-active
delay (and PHREQ and PHSEL active delay in MPHY mode)
Output
2
16
ns
U3
UTPB, SOC, Rxclav and Txclav setup time
Input
4
ns
U4
UTPB, SOC, Rxclav and Txclav hold time
Input
1
ns
Table 31. UTOPIA Master (Split Bus Mode) Electrical Specifications
Num
Signal Characteristic
Direction
Min
Max
Unit
U1
UtpClk rise/fall time (Internal clock option)
Output
4
ns
Duty cycle
50
50
%
Frequency
33
MHz
U2
UTPB, SOC, RxEnb, TxEnb, RxAddr and TxAddr active
delay (PHREQ and PHSEL active delay in MPHY mode)
Output
2
16
ns
U3
UTPB_Aux, SOC_Aux, Rxclav, and Txclav setup time
Input
4
ns
U4
UTPB_Aux, SOC_Aux, Rxclav, and Txclav hold time
Input
1
ns
SCL
202
205
203
207
204
208
206
209
211
210
SDA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com