| 数据搜索系统,热门电子元器件搜索 |
|
MPC866PCZP100A 数据表(PDF) 72 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC866PCZP100A 数据表(HTML) 72 Page - Freescale Semiconductor, Inc |
|
72 / 96 page ![]() MPC866/MPC859 Hardware Specifications, Rev. 2 72 Freescale Semiconductor UTOPIA AC Electrical Specifications Figure 71 shows the I2C bus timing. Figure 71. I2C Bus Timing Diagram 13 UTOPIA AC Electrical Specifications Table 30 through Table 32 show the AC electrical specifications for the UTOPIA interface. Table 30. UTOPIA Master (Muxed Mode) Electrical Specifications Num Signal Characteristic Direction Min Max Unit U1 UtpClk rise/fall time (Internal clock option) Output — 4 ns Duty cycle 50 50 % Frequency — 33 MHz U2 UTPB, SOC, RxEnb, TxEnb, RxAddr, and TxAddr-active delay (and PHREQ and PHSEL active delay in MPHY mode) Output 2 16 ns U3 UTPB, SOC, Rxclav and Txclav setup time Input 4 — ns U4 UTPB, SOC, Rxclav and Txclav hold time Input 1 — ns Table 31. UTOPIA Master (Split Bus Mode) Electrical Specifications Num Signal Characteristic Direction Min Max Unit U1 UtpClk rise/fall time (Internal clock option) Output — 4 ns Duty cycle 50 50 % Frequency — 33 MHz U2 UTPB, SOC, RxEnb, TxEnb, RxAddr and TxAddr active delay (PHREQ and PHSEL active delay in MPHY mode) Output 2 16 ns U3 UTPB_Aux, SOC_Aux, Rxclav, and Txclav setup time Input 4 — ns U4 UTPB_Aux, SOC_Aux, Rxclav, and Txclav hold time Input 1 — ns SCL 202 205 203 207 204 208 206 209 211 210 SDA |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |