| 数据搜索系统,热门电子元器件搜索 |
|
MPC866PCZP100A 数据表(PDF) 17 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC866PCZP100A 数据表(HTML) 17 Page - Freescale Semiconductor, Inc |
|
17 / 96 page ![]() MPC866/MPC859 Hardware Specifications, Rev. 2 Freescale Semiconductor 17 Bus Signal Timing B1d CLKOUT phase jitter peak-to-peak for OSCLK ≥ 15 MHz — 4 —4 —4 —4 ns CLKOUT phase jitter peak-to-peak for OSCLK < 15 MHz — 5 —5 —5 —5 ns B2 CLKOUT pulse width low (MIN = 0.4 x B1, MAX = 0.6 x B1) 12.1 18.2 10.0 15.0 8.0 12.0 6.1 9.1 ns B3 CLKOUT pulse width high (MIN = 0.4 x B1, MAX = 0.6 x B1) 12.1 18.2 10.0 15.0 8.0 12.0 6.1 9.1 ns B4 CLKOUT rise time — 4.00 — 4.00 — 4.00 — 4.00 ns B5 CLKOUT fall time — 4.00 — 4.00 — 4.00 — 4.00 ns B7 CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), DP(0:3) output hold (MIN = 0.25 x B1) 7.60 — 6.30 — 5.00 — 3.80 — ns B7a CLKOUT to TSIZ(0:1), REG, RSV, AT(0:3), BDIP, PTR output hold (MIN = 0.25 x B1) 7.60 — 6.30 — 5.00 — 3.80 — ns B7b CLKOUT to BR, BG, FRZ, VFLS(0:1), VF(0:2), IWP(0:2), LWP(0:1), STS output hold (MIN = 0.25 x B1) 7.60 — 6.30 — 5.00 — 3.80 — ns B8 CLKOUT to A(0:31), BADDR(28:30) RD/WR, BURST, D(0:31), DP(0:3), valid (MAX = 0.25 x B1 + 6.3) — 13.80 — 12.50 — 11.30 — 10.00 ns B8a CLKOUT to TSIZ(0:1), REG, RSV, AT(0:3), BDIP, PTR valid (MAX = 0.25 x B1 + 6.3) — 13.80 — 12.50 — 11.30 — 10.00 ns B8b CLKOUT to BR, BG, VFLS(0:1), VF(0:2), IWP(0:2), FRZ, LWP(0:1), STS valid 4 (MAX = 0.25 x B1 + 6.3) — 13.80 — 12.50 — 11.30 — 10.00 ns B9 CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), DP(0:3), TSIZ(0:1), REG, RSV, AT(0:3), PTR High-Z (MAX = 0.25 x B1 + 6.3) 7.60 13.80 6.30 12.50 5.00 11.30 3.80 10.00 ns B11 CLKOUT to TS, BB assertion (MAX = 0.25 x B1 + 6.0) 7.60 13.60 6.30 12.30 5.00 11.00 3.80 9.80 ns B11a CLKOUT to TA, BI assertion (when driven by the memory controller or PCMCIA interface) (MAX = 0.00 x B1 + 9.30 1) 2.50 9.30 2.50 9.30 2.50 9.30 2.50 9.80 ns B12 CLKOUT to TS, BB negation (MAX = 0.25 x B1 + 4.8) 7.60 12.30 6.30 11.00 5.00 9.80 3.80 8.50 ns Table 9. Bus Operation Timings (continued) Num Characteristic 33 MHz 40 MHz 50 MHz 66 MHz Unit Min Max Min Max Min Max Min Max |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |