数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD8155ACPZ-R7 数据表(PDF) 27 Page - Analog Devices

部件名 AD8155ACPZ-R7
功能描述  6.5 Gbps Dual Buffer Mux/Demux
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD8155ACPZ-R7 数据表(HTML) 27 Page - Analog Devices

Back Button AD8155ACPZ-R7 Datasheet HTML 23Page - Analog Devices AD8155ACPZ-R7 Datasheet HTML 24Page - Analog Devices AD8155ACPZ-R7 Datasheet HTML 25Page - Analog Devices AD8155ACPZ-R7 Datasheet HTML 26Page - Analog Devices AD8155ACPZ-R7 Datasheet HTML 27Page - Analog Devices AD8155ACPZ-R7 Datasheet HTML 28Page - Analog Devices AD8155ACPZ-R7 Datasheet HTML 29Page - Analog Devices AD8155ACPZ-R7 Datasheet HTML 30Page - Analog Devices AD8155ACPZ-R7 Datasheet HTML 31Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 35 page
background image
Data Sheet
AD8155
Rev. A | Page 27 of 35
OUTPUT COMPLIANCE
In low voltage applications, users must pay careful attention
to both the differential and common-mode signal levels. The
choice of output voltage swing, preemphasis setting, supply
voltages (VCC and VTTO), and output coupling (ac or dc) affect
peak and settled single-ended voltage swings and the common-
mode shift measured across the output termination resistors.
These choices also affect output current and, consequently,
power consumption. For certain combinations of supply
voltage and output coupling, output voltage swing and
preemphasis settings may violate the single-ended absolute
output low voltage, as specified in Table 1. Under these
conditions, the performance is degraded; therefore, these
settings are not recommended. Table 19 includes annotations
that identify these settings.
Table 19 shows the change in output common mode (ΔVOCM =
VCC − VOCM) with output level (VSW) and preemphasis setting.
Table 19 also shows the minimum and maximum peak single-
ended output levels (VL-PE and VH-PE, respectively). The single-
ended output levels are calculated for VTTO supplies of 3.3 V
and 1.8 V for both ac- and dc-coupled outputs to illustrate the
practical challenges of reducing the supply voltage.
TX_HEADROOM
For output levels greater than 400 mV diff (800 mV p-p diff),
setting the TX_HEADROOM bit to 1 allows the transmitter an
extra 200 mV of output compliance range. When the TX_
HEADROOM bit is enabled, a core supply voltage, VCC ≥ 2.5 V,
is required. Enabling TX_HEADROOM increases the core
supply current. TX_HEADROOM can be enabled on a per-port
basis through Bits[6:4] in Register 0x05. A value of 0 disables the
headroom-generating circuitry; a value of 1 enables it.
Example 1: 1.8 V, PE Disabled
Consider a typical application using pin control mode. In this
case, the default output level of 400 mV diff (800 mV p-p diff)
is selected, and the user can choose preemphasis settings of
0 dB or 6 dB. Table 19 shows that with preemphasis disabled,
a dc-coupled transmitter causes a 200 mV common-mode
shift across the termination resistors, whereas an ac-coupled
transmitter causes twice the common-mode shift. Notice that
with VCC and VTTO powered from a 1.8 V supply, the single-ended
output voltage swings between 1.8 V and 1.4 V when dc-coupled
and between 1.6 V and 1.2 V when ac-coupled. In both cases,
these levels are greater than the minimum VL limit of 725 mV,
and VCC satisfies the minimum VCC limit of 1.8 V with the TX_
HEADROOM bit set to 0. Note that setting TX_HEADROOM = 1
violates the minimum VCC limit of 2.5 V.
Example 2: 1.8 V, PE = 6 dB
With a PE setting of 6.02 dB, the ac-coupled transmitter has
single-ended swings from 1.4 V to 0.6 V, whereas the dc-coupled
transmitter outputs swing between 1.8 V and 1 V. The peak
minimum single-ended swing (VL-PE) of the ac-coupled
transmitter, in this case, exceeds the minimum VL limit of
725 mV by 125 mV. While theoretically in violation of the
specification, in practice, this setting is viable, especially at high
data rates. The transmitter theoretical peak voltage is rarely
achieved in practice because the high frequency characteristic
of the preemphasis is attenuated at the output pins by the low-
pass nature of the PC board environment and the channel. For
6.5 Gbps PE (SEL4G = 0), a 30% reduction of overshoot as
measured at the PC board is possible. For an output level of
400 mV diff and a PE setting of 6 dB, the user can calculate a
maximum overshoot of 400 mV diff but can measure only a
270 mV overshoot. With the preemphasis configured for
4.25 Gbps operation (SEL4G = 1), the measured overshoot
more closely matches the theoretical maximum. In this case,
the peak minimum voltage limit should be more closely
observed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com