数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EV-RPG2-ECZ 数据表(PDF) 11 Page - Analog Devices

部件名 EV-RPG2-ECZ
功能描述  Multiprotocol Two-Port Industrial Ethernet Platform: Module and Embedded Design Solutions with Precertified Protocols
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

EV-RPG2-ECZ 数据表(HTML) 11 Page - Analog Devices

Back Button EV-RPG2-ECZ Datasheet HTML 7Page - Analog Devices EV-RPG2-ECZ Datasheet HTML 8Page - Analog Devices EV-RPG2-ECZ Datasheet HTML 9Page - Analog Devices EV-RPG2-ECZ Datasheet HTML 10Page - Analog Devices EV-RPG2-ECZ Datasheet HTML 11Page - Analog Devices EV-RPG2-ECZ Datasheet HTML 12Page - Analog Devices EV-RPG2-ECZ Datasheet HTML 13Page - Analog Devices EV-RPG2-ECZ Datasheet HTML 14Page - Analog Devices EV-RPG2-ECZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 21 page
background image
Data Sheet
ADIN2299
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. D | 11 of 21
Table 9. Ball Function Descriptions (Continued)
Ball No.
Mnemonic
Direction
Description
D17
STATUS_LED1
Output
The STATUS_LED1 ball goes low to activate the green LED of the optional dual-color STATUS
signal LED.
E16
SDONE
Output
Communication Start Up Done. Connect a 4.7 kΩ pull-down resistor to the SDONE ball.
E17
LT2
Input and
output
Applications Processor Interface Selection: Link Type 2 (see Table 11).
F3
SCL
Input and
output
I2C Serial Clock. Clock output when leader and clock input when follower. Compatible with I2C
bus standard. Requires external pull-up.
F16
LT1
Input and
output
Applications Processor Interface Selection: Link Type 1 (see Table 11).
F17
LT0
Input and
output
Applications processor interface Selection: Link Type 0 (see Table 11).
G1
SPI0_D2
Input and
output
When QSPI is selected, this ball has SPI0_D2 function, which is the Data 2 line for the QSPI.
G2
SPI0_D3
Input and
output
When QSPI is selected, this ball has SPI0_D3 function, which is the Data 3 line for the QSPI.
G3
SDA
Input and
output
I2C Serial Data. Receives or transmits data. Compatible with I2C bus standard. Requires
external pull-up.
H16, H17, J16, J17
V_3V3_IN
Not applicable
3.3 V Power Supply.
J1
TMO_TMR1
Input and
output
General-Purpose Timer Input and Output.
J2
TMO_TMR2
Input and
output
General-Purpose Timer Input and Output.
L1, L2, L17, M1, M2, N1, N2
DNC
Not applicable
Do Not Connect. This ball is internally connected and must remain floating.
P16
SYS_HWRST
Input
Processor Hardware Reset Control. Resets the device when asserted. Connect a 10 kΩ
pull-up resistor to this ball.
P17
SYS_BMODE0
Input
Boot Mode Control 0. The SYS_BMODE0 ball is pulled high internally to the module.
R1
MOD_LED1
Output
The MOD_LED1 ball goes low to activate the green LED of the dual-color LED1.
R2
NET_LED1
Output
The NET_LED1 ball goes low to activate the green LED of the dual-color LED2.
R3
NET_LED2
Output
The NET_LED2 ball goes low to activate the red LED of the dual-color LED2.
R15
REM_RESET
Output
Reset Output from the fido5200 on the module.
R16
SYS_RESOUT
Output
Processor Reset Output. Indicates that the device is in the reset state. Connect a 1 kΩ
pull-down resistor to this ball.
R17
SYS_BMODE1
Input
Boot Mode Control 1. The SYS_BMODE1 ball is pulled low internally to the module.
T1
MOD_LED2
Output
The MOD_LED2 ball goes low to activate the red LED of the dual-color LED1.
T6
P1_ACTIVITY
Output
Port 1 Activity LED Output Driver.
T7
TIMER5
Output
Internal Precision Timer 5 Synchronization Output.
T8
SYNC2
Output
REM Switch Synchronization Signal. This signal can be connected to the applications
processor for use in isochronous control applications.
T10
TIMER1
Input and
output
Internal Precision Timer 1 Synchronization Signal.
T11
TIMER0
Input and
output
Internal Precision Timer 0 Synchronization Signal.
T12
P2_ACTIVITY
Output
Port 2 Activity LED Output Driver.
U2
P1_RD_N
Input and
output
Physical Receive or Transmit Signal (Negative Differential) for Port 1.
U3
P1_RD_P
Input and
output
Physical Receive or Transmit Signal (Positive Differential) for Port 1.
U4
P1_TD_N
Input and
output
Physical Transmit or Receive Signal (Negative Differential) for Port 2.
U5
P1_TD_P
Input and
output
Physical Transmit or Receive Signal (Positive Differential) for Port 2.
U6
P1_LINK_STATUS
Input
Port 1 Link Status from PHY.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com