DSPIC33FJ12MC02ESS datasheet(142/284 Pages) MICROCHIP

142 / 284 page

dsPIC33FJ12MC201/202

DS70265B-page 140

Preliminary

13.3

Pulse-Width Modulation Mode

Use the following steps when configuring the output

compare module for PWM operation:

Set the PWM period by writing to the selected

Timer Period register (PRy).

Set the PWM duty cycle by writing to the OCxRS

Write the OxCR register with the initial duty cycle.

Enable interrupts, if required, for the timer and

output compare modules. The output compare

interrupt is required for PWM Fault pin utilization.

Configure the output compare module for one of

two PWM operation modes by writing to the

Output

Compare

Mode

bits,

OCM<2:0>

(OCxCON<2:0>).

Set the TMRy prescale value and enable the

time base by setting TON = 1 (TxCON<15>).

13.3.1

PWM PERIOD

The PWM period is specified by writing to PRy, the

Timer Period register. The PWM period can be

calculated using Equation 13-1:

EQUATION 13-1:

CALCULATING THE PWM

PERIOD

13.3.2

PWM DUTY CYCLE

Specify the PWM duty cycle by writing to the OCxRS reg-

ister. The OCxRS register can be written to at any time,

but the duty cycle value is not latched into OCxR until a

match between PRy and TMRy occurs (i.e., the period is

complete). This provides a double buffer for the PWM duty

cycle and is essential for glitchless PWM operation. In the

PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty

cycle include:

• If the Output Compare register, OCxR, is loaded

with 0000h, the OCx pin will remain low (0% duty

cycle).

• If OCxR is greater than PRy (Timer Period register),

the pin will remain high (100% duty cycle).

• If OCxR is equal to PRy, the OCx pin will be low

for one time base count value and high for all

other count values.

See Example 13-1 for PWM mode timing details.

Tables 13-1

through 13-3

show

example

PWM

frequencies and resolutions for a device operating at

4, 16, and 40 MIPS.

EQUATION 13-2:

CALCULATION FOR MAXIMUM PWM RESOLUTION

EXAMPLE 13-1:

PWM PERIOD AND DUTY CYCLE CALCULATIONS

Note:

The OCxR register should be initialized

before the output compare module is first

enabled. The OCxR register becomes a

read-only duty cycle register when the

module is operated in the PWM modes.

The value held in OCxR will become the

PWM duty cycle for the first PWM period.

The contents of the Output Compare

Secondary register, OCxRS, will not be

transferred into OCxR until a time base

period match occurs.

Note:

A PRy value of N will produce a PWM

period of N + 1 time base count cycles. For

example, a value of 7 written into the PRy

eight time base cycles.

PWM Period = [(PRy) + 1] • TCY • (Timer Prescale Value)

PWM Frequency = 1/[PWM Period]

where:

(

)

Maximum PWM Resolution (bits) =

FCY

FPWM

log10

log10(2)

bits

Find the Timer Period register value for a desired PWM frequency that is 52.08 kHz, where FCY = 16 MHz and a Timer2

prescaler setting of 1:1.

TCY

= 62.5 ns

PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2

μs

PWM Period = (PR2 + 1) • TCY • (Timer2 Prescale Value)

19.2

μs

= (PR2 + 1) • 62.5 ns • 1

PR2

= 306

Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:

PWM Resolution

= log10(FCY/FPWM)/log102) bits

=(log10(16 MHz/52.08 kHz)/log102) bits

= 8.3 bits

DSPIC33FJ12MC02ESS 数据表(PDF) 142 Page - Microchip Technology

DSPIC33FJ12MC02ESS 数据表(HTML) 142 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载