PIC18F258-ESLASHSP datasheet(45/402 Pages) MICROCHIP

45 / 402 page

DS41159E-page 43

PIC18FXX8

4.7.1

TWO-WORD INSTRUCTIONS

The PIC18FXX8 devices have 4 two-word instructions:

MOVFF, CALL, GOTO

and LFSR. The 4 Most Signifi-

cant bits of the second word are set to ‘1’s and indicate

a special NOP instruction. The lower 12 bits of the

second word contain the data to be used by the

instruction. If the first word of the instruction is executed,

the data in the second word is accessed. If the second

word of the instruction is executed by itself (first word

was skipped), it will execute as a NOP. This action is

necessary when the two-word instruction is preceded by

a conditional instruction that changes the PC. A program

example that demonstrates this concept is shown in

Example 4-4. Refer to Section 25.0 “Instruction Set

Summary” for further details of the instruction set.

4.8

Look-up Tables

Look-up tables are implemented two ways. These are:

• Computed GOTO

• Table Reads

4.8.1

COMPUTED GOTO

A computed GOTO is accomplished by adding an offset

to the program counter (ADDWF PCL).

A look-up table can be formed with an ADDWF

PCL

instruction and a group of RETLW

0xnn

instructions.

WREG is loaded with an offset into the table before

executing a call to that table. The first instruction of the

called routine is the ADDWF PCL instruction. The next

instruction executed will be one of the RETLW

0xnn

instructions that returns the value 0xnn to the calling

function.

The offset value (value in WREG) specifies the number

of bytes that the program counter should advance.

In this method, only one data byte may be stored in

each instruction location and room on the return

address stack is required.

4.8.2

TABLE READS/TABLE WRITES

A better method of storing data in program memory

allows 2 bytes of data to be stored in each instruction

location.

Look-up table data may be stored as 2 bytes per

program word by using table reads and writes. The

Table Pointer (TBLPTR) specifies the byte address and

the Table Latch (TABLAT) contains the data that is read

from, or written to, program memory. Data is

transferred to/from program memory, one byte at a

time.

A description of the table read/table write operation is

shown in Section 6.1 “Table Reads and Table Writes”.

EXAMPLE 4-4:

TWO-WORD INSTRUCTIONS

Note 1: The LSb of PCL is fixed to a value of ‘0’.

Hence, computed GOTO to an odd address

is not possible.

2: The ADDWF

PCL

instruction does not

update PCLATH/PCLATU. A read opera-

tion on PCL must be performed to update

PCLATH and PCLATU.

CASE 1:

Object Code

Source Code

0110 0110 0000 0000

TSTFSZ

REG1

; is RAM location 0?

1100 0001 0010 0011

MOVFF

REG1, REG2 ; No, execute 2-word instruction

1111 0100 0101 0110

; 2nd operand holds address of REG2

0010 0100 0000 0000

ADDWF

REG3

; continue code

CASE 2:

Object Code

Source Code

0110 0110 0000 0000

TSTFSZ

REG1

; is RAM location 0?

1100 0001 0010 0011

MOVFF

REG1, REG2 ; Yes

1111 0100 0101 0110

; 2nd operand becomes NOP

0010 0100 0000 0000

ADDWF

REG3

; continue code

PIC18F258-E/SP 数据表(PDF) 45 Page - Microchip Technology

PIC18F258-E/SP 数据表(HTML) 45 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载