CS8420-CSR datasheet(53/94 Pages) CIRRUS

53 / 94 page

DS245F4

CS8420

EMPH - Pre-Emphasis Indicator Output

EMPH is low when the incoming AES3 data indicates the presence of 50/15

μs pre-emphasis. When the AES3 data

indicates the absence of pre-emphasis or the presence of other than 50/15

μs pre-emphasis EMPH is high. This is

also a start-up option pin, and requires a 47 k

Ω resistor to either VD+ or DGND, which determines the AD2 address

bit for the control port in I²C mode.

Audio Output Interface:

SDOUT - Serial Audio Output Port Data Output

Audio data serial output pin.

OSCLK - Serial Audio Output Port Bit Clock Input or Output

Serial bit clock for audio data on the SDOUT pin.

OLRCK - Serial Audio Output Port Left/Right Clock Input or Output

Word rate clock for the audio data on the SDOUT pin. The frequency will be at the output sample rate (Fso)

AES3/SPDIF Transmitter Interface:

TCBL - Transmit Channel Status Block Start

This pin can be configured as an input or output. When operated as output, TCBL is high during the first sub-frame

of a transmitted channel status block, and low at all other times. When operated as input, driving TCBL high for at

least three OMCK (or RMCK, depending on which clock is operating the AES3 encoder block) clocks will cause the

next transmitted sub-frame to be the start of a channel status block.

TXN, TXP - Differential Line Driver Outputs

Differential line driver outputs, transmitting AES3 type data. Drivers are pulled to low while the CS8420 is in the reset

state.

Control Port Signals:

SCL/CCLK - Control Port Clock

SCL/CCLK is the serial control interface clock, and is used to clock control data bits into and out of the CS8420.

AD0/CS - Address Bit 0 (I²C) / Control Port Chip Select (SPI)

A falling edge on this pin puts the CS8420 into SPI Control Port mode. With no falling edge, the CS8420 defaults to

I²C mode. In I²C mode, AD0 is a chip address pin. In SPI mode, CS is used to enable the control port interface on

the CS8420.

AD1/CDIN - Address Bit 1 (I²C) / Serial Control Data In (SPI)

In I²C mode, AD1 is a chip address pin. In SPI mode, CDIN is the input data line for the control port interface

SDA/CDOUT - Serial Control Data I/O (I²C) / Data Out (SPI)

In I²C mode, SDA is the control I/O data line. SDA is open drain and requires an external pull-up resistor to VD+. In

SPI mode, CDOUT is the output data from the control port interface on the CS8420.

CS8420-CSR 数据表(PDF) 53 Page - Cirrus Logic

CS8420-CSR 数据表(HTML) 53 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载