数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8420-CSR 数据表(PDF) 89 Page - Cirrus Logic

部件名 CS8420-CSR
功能描述  DIGITAL AUDIO SAMPLE RATE CONVERTER
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS8420-CSR 数据表(HTML) 89 Page - Cirrus Logic

Back Button CS8420-CSR Datasheet HTML 85Page - Cirrus Logic CS8420-CSR Datasheet HTML 86Page - Cirrus Logic CS8420-CSR Datasheet HTML 87Page - Cirrus Logic CS8420-CSR Datasheet HTML 88Page - Cirrus Logic CS8420-CSR Datasheet HTML 89Page - Cirrus Logic CS8420-CSR Datasheet HTML 90Page - Cirrus Logic CS8420-CSR Datasheet HTML 91Page - Cirrus Logic CS8420-CSR Datasheet HTML 92Page - Cirrus Logic CS8420-CSR Datasheet HTML 93Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 94 page
background image
DS245F4
89
CS8420
16.3.2
Locking to the RXP/RXN Receiver Inputs
CS8420 parts that are configured to lock to only the RXP/RXN receiver inputs should use the external
PLL component values listed in Table 18 and Table 19. Values listed for the 32 to 96 kHz Fs range will
have the highest corner frequency jitter attenuation curve, take the shortest time to lock, and offer the best
output jitter performance.
Table 18. Locking to RXP/RXN - Fs = 8 to 96 kHz
Table 19. Locking to RXP/RXN - Fs = 32 to 96 kHz*
* Parts used in applications that are required to pass the AES3 or IEC60958-4 specification for receiver
jitter tolerance should use these component values. Please note that the AES3 and IEC60958 specifica-
tions do not have allowances for locking to sample rates less than 32 kHz or for locking to the ILRCK input.
Also note that many factors can affect jitter performance in a system. Please follow the circuit and layout
recommendations outlined previously.
16.3.3
Locking to the ILRCK Input
CS8420 parts that are configured to lock to the ILRCK input should use the external PLL component val-
ues listed in Table 20. Note that parts that need to lock to both ILRCK and RXP/RXN should use
these values. Values listed for the 32 to 96 kHz Fs range will have the highest corner frequency jitter at-
tenuation curve, take the shortest time to lock, and offer the best output jitter performance.
Table 20. Locking to the ILRCK Input
Revision
RFILT (kΩ)CFILT (μF)
CRIP (nF)
PLL Lock Time (ms)
D
0.909
1.8
33
56
D1
0.4
0.47
47
60
Revision
RFILT (kΩ)CFILT (μF)
CRIP (nF)
PLL Lock Time (ms)
D
3.0
0.047
2.2
35
D1
1.60.334.7
35
Revision
Fs Range
(kHz)
RFILT (kΩ)CFILT (μF) CRIP (nF) PLL Lock Time (ms)
D
8 to 96
1.3
2.7
62
120
D
32-96
5.1
0.15
3.9
70
D1
8 to 96
0.3
1.0
100
120
D1
32-96
0.6
0.22
22
70



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com