| 数据搜索系统,热门电子元器件搜索 |
|
CS8420-CSR 数据表(PDF) 14 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8420-CSR 数据表(HTML) 14 Page - Cirrus Logic |
|
14 / 94 page ![]() 14 DS245F4 CS8420 4. DATA I/O FLOW AND CLOCKING OPTIONS The CS8420 can be configured for nine connectivity alternatives, referred to as data flows. Each data flow has an associated clocking set-up. Figure 6 shows the data flow switching, along with the control register bits which control the switches. This drawing only shows the audio data paths for simplicity. Figure 7 shows the internal clock routing and the associated control register bits. The clock routing constraints determine which data routing options are ac- tually usable. Serial Audio Input AES3 Encoder Serial Audio Output Receiver Sample Rate Converter RXP RXN ILRCK ISCLK SDIN OLRCK OSCLK SDOUT TXP TXN AES3 TXOFF AESBP SPD1-0 TXD1-0 SRCD Figure 6. Software Mode Audio Data Flow Switching Options SIMS PLL TXP TXN SDOUT OSCLK OLRCK OMCK RMCK RXP ILRCK ISCLK SDIN MUX MUX MUX SWCLK UNLOCK 0 1 0 1 0 1 CHANNEL STATUS MEMORY USER BIT MEMORY TRANSMIT AES3 SERIAL AUDIO OUTPUT INC RXD0 MUX 0 1 OUTC SERIAL AUDIO INPUT RXD1 MUX 0 1 ÷ CLK[1:0] ÷ RMCKF SAMPLE RATE CONVERTER Figure 7. CS8420 Clock Routing *Note: When SWCLK mode is enabled, signal input on OMCK is only output through RMCK and not routed back through the RXD1 multiplexer; RMCK is not bi-directional in this mode. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |