CS8420-CSR datasheet(26/94 Pages) CIRRUS

26 / 94 page

DS245F4

CS8420

Figure 20. AES3 Transmitter Timing for C, U and V Pin Input Data

VCU[0]

VCU[1]

VCU[2]

VCU[3]

VCU[4]

Data[4]

Data[5]

Data[6]

Data[7]

Data[8]

Data[0]

Data[1]

Data[2]

Data[3]

Data[4]

AES3 Transmitter in Stereo Mode

U[0]

U[2]

VLRCK

Data[4]

Data[5]

Data[6]

Data[7]

Data[8]

Data[0]*

Data[2]*

Data[4]*

*Assume MMTLR = 0

Tsetup = > 7.5 % AES3 frame time

Thold = 0

Tsetup

Thold

Data[1]*

Data[3]*

Data[5]*

AES3 Transmitter in Mono Mode

*Assume MMTLR = 1

Tsetup = > 15 % AES3 frame time

Thold = 0

Tth

Tth > 3 OMCK if TCBL is Input

Tth

Input

TCBL

In or Out

SDIN

Input

TXP(N)

Output

TXP(N)

Output

VLRCK

VCU

Input

SDIN

Input

TCBL

In or Out

TXP(N)

VLRCK duty cycle is 50%

In stereo mode, VLRCK frequency = AES3 frame rate. In mono mode, ALRCK frequency = 2xAES3 frame rate.

If the serial audio input port is in master mode and TCBL is an input, the VLRCK=ILRCK if SILRPOL=0 and

VLRCK is a virtual word clock, which may not exist, and is used to illustrate CUV timing.

If the serial audio input port is in slave mode and TCBL is an output, the VLRCK=ILRCK if SILRPOL=0 and

VLRCK = ILRCK if SILRPOL = 1.

CS8420-CSR 数据表(PDF) 26 Page - Cirrus Logic

CS8420-CSR 数据表(HTML) 26 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载

链接网址

CS8420-CSR 数据表(PDF) 26 Page - Cirrus Logic

CS8420-CSR 数据表(HTML) 26 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表 下载

链接网址

数据表下载