数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCDB2000ENPPR 数据表(PDF) 17 Page - Texas Instruments

部件名 CDCDB2000ENPPR
功能描述  CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CDCDB2000ENPPR 数据表(HTML) 17 Page - Texas Instruments

Back Button CDCDB2000ENPPR Datasheet HTML 13Page - Texas Instruments CDCDB2000ENPPR Datasheet HTML 14Page - Texas Instruments CDCDB2000ENPPR Datasheet HTML 15Page - Texas Instruments CDCDB2000ENPPR Datasheet HTML 16Page - Texas Instruments CDCDB2000ENPPR Datasheet HTML 17Page - Texas Instruments CDCDB2000ENPPR Datasheet HTML 18Page - Texas Instruments CDCDB2000ENPPR Datasheet HTML 19Page - Texas Instruments CDCDB2000ENPPR Datasheet HTML 20Page - Texas Instruments CDCDB2000ENPPR Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 35 page
background image
Table 7-3. OECR1 Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
4
Output Enable, CK17
R/W
1h
This bit controls the output enable signal for output channel CK17_P/
CK17_N.
0h = Output Disabled
1h = Output Enabled
3
Output Enable, CK16
R/W
1h
This bit controls the output enable signal for output channel CK16_P/
CK16_N.
0h = Output Disabled
1h = Output Enabled
2-0
RESERVED
R
0h
Reserved
7.1.2 OECR2 Register (Address = 1h) [reset = FFh]
OECR2 is shown in Table 7-4.
Return to the Summary Table.
The OECR2 register contains bits that enable or disable individual output clock channels [7:0]
Table 7-4. OECR2 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
Output Enable, CK7
R/W
1h
This bit controls the output enable signal for output channel CK7_P/
CK7_N.
0h = Output Disabled
1h = Output Enabled
6
Output Enable, CK6
R/W
1h
This bit controls the output enable signal for output channel CK6_P/
CK6_N.
0h = Output Disabled
1h = Output Enabled
5
Output Enable, CK5
R/W
1h
This bit controls the output enable signal for output channel CK5_P/
CK5_N.
0h = Output Disabled
1h = Output Enabled
4
Output Enable, CK4
R/W
1h
This bit controls the output enable signal for output channel CK4_P/
CK4_N.
0h = Output Disabled
1h = Output Enabled
3
Output Enable, CK3
R/W
1h
This bit controls the output enable signal for output channel CK3_P/
CK3_N.
0h = Output Disabled
1h = Output Enabled
2
Output Enable, CK2
R/W
1h
This bit controls the output enable signal for output channel CK2_P/
CK2_N.
0h = Output Disabled
1h = Output Enabled
1
Output Enable, CK1
R/W
1h
This bit controls the output enable signal for output channel CK1_P/
CK1_N.
0h = Output Disabled
1h = Output Enabled
0
Output Enable, CK0
R/W
1h
This bit controls the output enable signal for output channel CK0_P/
CK0_N.
0h = Output Disabled
1h = Output Enabled
www.ti.com
CDCDB2000
SNAS787B – NOVEMBER 2019 – REVISED OCTOBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
17
Product Folder Links: CDCDB2000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com