| 数据搜索系统,热门电子元器件搜索 |
|
ST10F273 数据表(PDF) 173 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F273 数据表(HTML) 173 Page - STMicroelectronics |
|
173 / 179 page ![]() ST10F273 Electrical characteristics 173/179 Figure 59. SSC master timing 1. The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading clock edge is low-to-high transition (SSCPO = 0b). 2. The bit timing is repeated for all bits to be transmitted or received. 1st out bit Last out bit 2nd out bit 1) 2) 2nd In bit 1st in bit Last in bit SCLK MTSR MRST t308 t307 t308 t307 t305 t305 t300 t301 t302 t304 t303 t306 t305 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |