ST10F273 datasheet(29/179 Pages) STMICROELECTRONICS

29 / 179 page

ST10F273

Internal Flash memory

29/179

Power supply drop

If, during a write operation, the internal low voltage supply drops below a certain internal

voltage threshold, any write operation running is suddenly interrupted and the module is

reset to Read mode. At following Power-on, the interrupted Flash write operation must be

repeated.

5.4

Registers description

5.4.1

Flash control register 0 low

The Flash Control Register 0 Low (FCR0L), together with the Flash Control Register 0 High

(FCR0H), is used to enable and to monitor all the write operations on the IFlash. The user

has no access in write mode to the Test-Flash (B0TF). Besides, Test-Flash block is seen by

the user in Bootstrap mode only.

FCR0L (0x0E 0000)

FCR

Reset Value: 0000h

reserved

BSY1 BSY0 LOCK

res.

Table 7.

Flash control register 0 low

Bit

Function

BSY(1:0)

Bank 0:1 Busy (IFlash)

These bits indicate that a write operation is running on Bank 0 or Bank 1(IFlash). They are

automatically set when bit WMS is set. Setting Protection operation sets bits BSYx (since

protection registers are in this Block). When this bits are set, every read access to the

corresponding bank will output invalid data (software trap 009Bh), while every write access to the

bank will be ignored. At the end of the write operation or during a Program or Erase Suspend these

bits are automatically reset and the bank returns to read mode. After a Program or Erase Resume

these bits is automatically set again.

LOCK

Flash registers access locked

When this bit is set, it means that the access to the Flash Control Registers FCR0H/-FCR1H/L,

FDR0H/L-FDR1H/L, FARH/L and FER is locked by the FPEC: any read access to the registers will

output invalid data (software trap 009Bh) and any write access will be ineffective. LOCK bit is

automatically set when the Flash bit WMS is set.

This is the only bit the user can always access to detect the status of the Flash: once it is found

low, the rest of FCR0L and all the other Flash registers are accessible by the user as well.

Note that FER content can be read when LOCK is low, but its content is updated only when also

BSYx bits are reset.

ST10F273 数据表(PDF) 29 Page - STMicroelectronics

ST10F273 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载