| 数据搜索系统,热门电子元器件搜索 |
|
AD3530 数据表(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD3530 数据表(HTML) 7 Page - Analog Devices |
|
7 / 45 page ![]() Data Sheet AD3530/AD3530R SPECIFICATIONS analog.com Rev. 0 | 7 of 45 Figure 3. Reset Timing Table 5. LDAC Timing Specifications Parameter Description Min Typ Max Unit tL1 LDACB pulse width (For both CSB==1 and CSB==0) 120 ns tL2 LDACB falling edge to SPI DAC update. 640 ns tL3 SPI DAC update to LDACB negative edge. 640 ns tL4 LDACB falling edge to VOUT transition 1.3 μs Figure 4. LDAC Timing |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |