KSZ9567R_V01 datasheet(149/233 Pages) MICROCHIP

149 / 233 page

 2022 Microchip Technology Inc. and its subsidiaries

DS00002329E-page 149

KSZ9567R

5.2.2.12

PHY MMD Setup Register

PHY register 0x0D.

5.2.2.13

PHY MMD Data Register

PHY register 0x0E.

Address:

0xN11A - 0xN11B

Port N: 1-5

Size:

16 bits

Bits

Description

Type

Default

15:14

MMD Operation Mode

For the selected MMD device address (bits [4:0] of this register), these two

bits select one of the following register or data operations and the usage for

the PHY MMD Data Register.

00 = Register

01 = Data, no post increment

10 = Data, post increment on reads and writes

11 = Data, post increment on writes only

R/W

00b

13:5

RESERVED

R/W

0x000

4:0

MMD Device Address

R/W

0x00

Address:

0xN11C - 0xN11D

Port N: 1-5

Size:

16 bits

Bits

Description

Type

Default

15:0

MMD R/W Index/Data

For the selected MMD device address (in the PHY MMD Setup Register, bits

[4:0]):

When the PHY MMD Setup Register bits [15:14] = 00, this register contains

the read/write register access for the MDD device address.

Otherwise, this register contains the read/write data value for the MMD

device address and its selected register address

Refer to the PHY MMD Setup Register bits [15:14] for descriptions of post

increment reads and writes of this register for data operation.

R/W

0x0000

KSZ9567R 数据表(PDF) 149 Page - Microchip Technology

KSZ9567R 数据表(HTML) 149 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载