KSZ9567R datasheet(7/233 Pages) MICROCHIP

7 / 233 page

 2022 Microchip Technology Inc. and its subsidiaries

DS00002329E-page 7

KSZ9567R

1.3

1.4

References

•NXP I2C-Bus Specification (UM10204, April 4, 2014): www.nxp.com/documents/user_manual/UM10204.pdf

TABLE 1-3:

Read: A register or bit with this attribute can be read.

Write: A register or bit with this attribute can be written.

Read only: Read only. Writes have no effect.

Read to Clear: Contents is cleared after the read. Writes have no effect.

Write only: If a register or bit is write-only, reads will return unspecified data.

Write One to Clear: Writing a one clears the value. Writing a zero has no effect.

Latch Low: Applies to certain RO status bits. If a status condition causes this bit to go

low, it will maintain the low state until read, even if the status condition changes. A read

clears the latch, allowing the bit to go high if dictated by the status condition.

Latch High: Applies to certain RO status bits. If a status condition causes this bit to go

high, it will maintain the high state until read, even if the status condition changes. A

read clears the latch, allowing the bit to go low if dictated by the status condition.

Self-Clearing: Contents are self-cleared after the being set. Writes of zero have no

effect. Contents can be read.

RESERVED

Reserved Field: Reserved fields must be written with zeros, unless otherwise indi-

cated, to ensure future compatibility. The value of reserved bits is not guaranteed on a

read.

KSZ9567R 数据表(PDF) 7 Page - Microchip Technology