| 数据搜索系统,热门电子元器件搜索 |
|
KSZ9567R 数据表(PDF) 1 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
KSZ9567R 数据表(HTML) 1 Page - Microchip Technology |
|
1 / 233 page ![]() 2022 Microchip Technology Inc. and its subsidiaries DS00002329E-page 1 Highlights • Non-blocking wire-speed Ethernet switching fabric • Full-featured forwarding and filtering control, includ- ing Access Control List (ACL) filtering • Full VLAN and QoS support • Five ports with integrated 10/100/1000BASE-T PHY transceivers • Two ports with 10/100/1000 Ethernet MACs and con- figurable RGMII/MII/RMII interfaces • IEEE 1588v2 Precision Time Protocol (PTP) support • IEEE 802.1AS/Qav Audio Video Bridging (AVB) • IEEE 802.1X access control support • EtherGreen™ power management features, including low power standby • Flexible management interface options: SPI, I2C, MIIM, and in-band management via any port • Industrial temperature range support • 128-pin TQFP-EP (14 x 14mm) RoHS compliant pkg Target Applications • Industrial Ethernet (Profinet, MODBUS, Ethernet/IP) • Real-time Ethernet networks • IEC 61850 networks w/ power substation automation • Industrial control/automation switches • Networked measurement and control systems • Test and measurement equipment Features • Switch Management Capabilities - 10/100/1000Mbps Ethernet switch basic functions: frame buffer management, address look-up table, queue management, MIB counters - Non-blocking store-and-forward switch fabric assures fast packet delivery by utilizing 4096 entry forwarding table with 256kByte frame buffer - Jumbo packet support up to 9000 bytes - Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port - Rapid spanning tree protocol (RSTP) support for topol- ogy management and ring/linear recovery - Multiple spanning tree protocol (MSTP) support • Two Configurable External MAC Ports - Reduced Gigabit Media Independent Interface (RGMII) v2.0 - Reduced Media Independent Interface (RMII) v1.2 with 50MHz reference clock input/output optionvm - Media Independent Interface (MII) in PHY/MAC mode • Five Integrated PHY Ports - 1000BASE-T/100BASE-TX/10BASE-Te IEEE 802.3 - Fast Link-up option significantly reduces link-up time - Auto-negotiation and Auto-MDI/MDI-X support - On-chip termination resistors and internal biasing for differential pairs to reduce power - LinkMD® cable diagnostic capabilities for determining cable opens, shorts, and length • Advanced Switch Capabilities - IEEE 802.1Q VLAN support for 128 active VLAN groups and the full range of 4096 VLAN IDs - IEEE 802.1p/Q tag insertion/removal on per port basis - VLAN ID on per port or VLAN basis - IEEE 802.3x full-duplex flow control and half-duplex back pressure collision control - IEEE 802.1X access control (Port-based and MAC address based) - IGMP v1/v2/v3 snooping for multicast packet filtering - IPv6 multicast listener discovery (MLD) snooping - IPv4/IPv6 QoS support, QoS/CoS packet prioritization - 802.1p QoS packet classification with 4 priority queues - Programmable rate limiting at ingress/egress ports • IEEE 1588v2 PTP and Clock Synchronization - Transparent Clock (TC) with auto correction update - Master and slave Ordinary Clock (OC) support - End-to-end (E2E) or peer-to-peer (P2P) - PTP multicast and unicast message support - PTP message transport over IPv4/v6 and IEEE 802.3 - IEEE 1588v2 PTP packet filtering - Synchronous Ethernet support via recovered clock • Audio Video Bridging (AVB) - Compliant with IEEE 802.1BA/AS/Qat/Qav standards - Priority queuing, - gPTP time synchronization, credit-based traffic shaper • Comprehensive Configuration Registers Access - High-speed 4-wire SPI (up to 50MHz), I2C interfaces provide access to all internal registers - MII Management (MIIM, MDC/MDIO 2-wire) Interface provides access to all PHY registers - In-band management via any of the data ports - I/O pin strapping facility to set certain register bits from I/O pins at reset time • Power Management - Energy detect power-down mode on cable disconnect - Dynamic clock tree control - Unused ports can be individually powered down - Full-chip software power-down - Wake-on-LAN (WoL) standby power mode with PME interrupt output for system wake upon triggered events KSZ9567R 7-Port Gigabit Ethernet Switch with Audio Video Bridging and Two RGMII/MII/RMII Interfaces |
类似零件编号 - KSZ9567R |
|
类似说明 - KSZ9567R |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |