| 数据搜索系统,热门电子元器件搜索 |
|
KSZ9567R 数据表(PDF) 93 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
KSZ9567R 数据表(HTML) 93 Page - Microchip Technology |
|
93 / 233 page ![]() 2022 Microchip Technology Inc. and its subsidiaries DS00002329E-page 93 KSZ9567R 5.1.4.27 Switch MAC Control 4 Register 5.1.4.28 Switch MAC Control 5 Register 5.1.4.29 Switch MIB Control Register MIB counters are provided on a per-port basis. They are read and controlled via the Port N: Port Switch MIB Counters Registers (0xN500 - 0xN5FF). Address: 0x0334 Size: 8 bits Bits Description Type Default 7:1 RESERVED RO 0000_000b 0 Pass Flow Control Packets 1 = Switch will forward 802.3x PAUSE flow control frames. 0 = Switch will filter PAUSE frames. R/W 0b Address: 0x0335 Size: 8 bits Bits Description Type Default 7 RESERVED RO 0b 6 RESERVED R/W 0b 5:4 Ingress Rate Limit Period 00 = 16ms 01 = 64ms 1x = 256ms R/W 01b 3 Queue Based Egress Rate Limit Enable 1 = Queue-based egress rate limiting 0 = Port-based egress rate limiting R/W 0b 2:0 RESERVED RO 000b Address: 0x0336 Size: 8 bits Bits Description Type Default 7 Flush MIB Counters 1 = Flush all MIB counters of enabled ports. Refer to the Port MIB Control and Status Register. 0 = Normal counter operation R/W SC 0b 6 Freeze MIB Counters 1 = Freeze MIB counters of enabled ports. Refer to the Port MIB Control and Status Register. 0 = Normal counter operation R/W 0b |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |