数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1111CCPZ-R7 数据表(PDF) 8 Page - Analog Devices

部件名 ADIN1111CCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L Ethernet MAC-PHY
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1111CCPZ-R7 数据表(HTML) 8 Page - Analog Devices

Back Button ADIN1111CCPZ-R7 Datasheet HTML 4Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 5Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 6Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 7Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 8Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 9Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 10Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 11Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 109 page
background image
Data Sheet
ADIN1111
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. A | 8 of 109
Figure 4. Pin Configuration
Table 7. Pin Function Descriptions (Hardware Pin Configuration Groupings Are Subject to Change)
Pin No.
Mnemonic1
PU/PD2
Description
Clock Interface
6
CLK25_REF
N/A
Analog Reference Clock Output. The 25 MHz reference clock from the crystal
oscillator is available on the CLK25_REF pin.
7
XTAL_I/CLK_IN
N/A
Input for Crystal (XTAL_I).
Single-Ended 25 MHz Reference Clock Input (CLK_IN).
8
XTAL_O
N/A
Crystal Output. If using a single-ended reference clock on XTAL_I/CLK_IN, leave
XTAL_O open circuit. See the External 25 MHz Clock Input section.
SPI
1
SDI
PD
Serial Data Input. Data is clocked in on the SDI pin on each rising edge.
2
SDO/SPI_CFG03
PD
Serial Data Output (SDO). Data is clocked out on the SDO pin on each falling edge.
SPI Protocol Configuration Pin 0 (SPI_CFG0). See Table 15.
20
INT
PU
Interrupt Pin Output. Open-drain, active low output. A low on INT indicates an
unmasked management interrupt. This pin requires a 1.5 kΩ pull-up resistor to VDDIO.
23
CS
PD
Active Low Chip Select.
29
SPI_CFG1
PD
SPI Protocol Configuration Pin 1. See Table 15.
30
SCLK
PD
Serial Clock Input. Data is clocked into the shift register on each rising edge.
Time Stamp Support
24
TS_TIMER/MS_SEL3
PD
Time Stamp Timer Output (TS_TIMER). See the Applications Information section.
Leader/Follower Selection (MS_SEL). Set high for prefer leader selection or low for
prefer follower selection. See Table 13.
32
TS_CAPT
PD
Time Stamp Capture, Input to ADIN1111. See the Applications Information section. If
not using the time stamp function, this pin can be left floating because an internal
pull-down resistor is present.
Reset
4
RESET
PU
Active Low Input. Hold low for >10 μs. RESET does not require a pull-up resistor
because an internal pull-up resistor is present.
Media Dependent Interface
(MDI)
11
TXN
N/A
Transmit/Receive Negative Pin.
12
TXP
N/A
Transmit/Receive Positive Pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com