数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1111CCPZ-R7 数据表(PDF) 9 Page - Analog Devices

部件名 ADIN1111CCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L Ethernet MAC-PHY
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1111CCPZ-R7 数据表(HTML) 9 Page - Analog Devices

Back Button ADIN1111CCPZ-R7 Datasheet HTML 5Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 6Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 7Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 8Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 9Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 10Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 11Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 12Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 109 page
background image
Data Sheet
ADIN1111
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. A | 9 of 109
Table 7. Pin Function Descriptions (Hardware Pin Configuration Groupings Are Subject to Change) (Continued)
Pin No.
Mnemonic1
PU/PD2
Description
Configuration/Status
3
LED_0
PU
Programmable LED Indicator for General-Purpose LED. The LED is active low. The
LED can be active high or active low. By default, LED_0 is configured to turn on when
a link is established and blink when there is activity. See the LED Functions section.
31
LINK_ST
PD
Link Status Output. LINK_ST indicates whether a valid link is established. LINK_ST is
active high.
5
LED_1
PD
Programmable LED Indicator for General-Purpose LED. The LED can be active high
or active low. By default, LED_1 is disabled. See the LED Functions section.
25
TX2P4_EN3
PD
Transmit Level Amplitude Hardware Configuration Pin. Set high for 1.0 V p-p transmit
amplitude only. Set low to support both 1.0 V p-p and 2.4 V p-p transmit amplitude.
See Table 14.
26
SWPD_EN3
PD
Software Power-Down Configuration. Set low to configure PHY to enter software
power-down mode after power-up/reset. See Table 12.
LDOs and REFERENCE
15
CEXT_2
N/A
External Decoupling for LDO Circuit. Connect a 0.1 μF capacitor to ground as close as
possible to this pin. Do not use this pin as a voltage source for an external circuit.
16
CEXT_3
N/A
External Decoupling for LDO Circuit. Connect a 1 μF capacitor to ground as close as
possible to this pin. Do not use this pin as a voltage source for an external circuit.
Power and Ground Pins
13
AVDD_H
N/A
Analog Supply Voltage for the Various Analog Circuits in the Device. This supply rail
can be supplied by 1.8 V to 3.3 V depending on the transmit level configuration.
If AVDD_H is 3.3 V, both 1.0 V p-p and 2.4 V p-p transmit operating modes are
supported. If AVDD_H is 1.8 V only, then only 1.0 V p-p transmit operating mode is
supported. Connect 0.1 μF and 0.01 μF capacitors to GND as close as possible to this
pin.
18
AVDD_L
N/A
Analog Supply Voltage for the Internal LDO Circuits. This supply rail can be supplied
by 1.8 V to 3.3 V. AVDD_L can be connected direct to the AVDD_H rail in long reach
applications or to an alternative lower voltage rail when the device is configured with
dual supplies for lower power consumption. Connect 0.1 μF and 0.01 μF capacitors to
GND as close as possible to this pin.
19
DLDO_1P1
N/A
Digital Core 1.1 V Power Supply Output Pin. Connect a 0.68 μF capacitor to GND as
close as possible to the pin.
28
VDDIO
N/A
3.3 V, 2.5 V, or 1.8 V Digital Power for SPI. Connect 0.1 μF and 0.01μF capacitors to
GND as close as possible to the pin.
EP
N/A
Exposed Pad. This GND paddle must be connected to ground. The LFCSP package
has an exposed pad that needs to be connected to GND for electrical reasons and
must be soldered to a metal plate on the PCB for mechanical reasons. A 4 × 4 array of
thermal vias beneath the exposed GND pad is also recommended.
Other Pins
9, 10, 14, 17, 27
DNC
N/A
Do Not Connect. These pins must be left open circuit.
21
TEST1
PU
This pin requires a 1.5 kΩ pull-up resistor to VDDIO.
22
TEST2
PD
This pin must be left open circuit.
1 Where a pin is shared between a functional signal and a hardware pin configuration, the hardware pin configuration signal is listed last and the pin is referred to using the
functional signals name throughout the data sheet.
2 PU/PD refers to internal/on-chip pull-up or pull-down resistors. The internal pull-up or pull-down resistor is predefined and nonconfigurable. N/A means not applicable
3 All of the hardware configuration pins have internal pull-down resistors. The default mode of operation without any external resistors connected to these pins is shown in
Table 10. If an alternative mode of operation is required, use 4.7 kΩ pull-up resistors.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com