数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F272M 数据表(PDF) 158 Page - STMicroelectronics

部件名 ST10F272M
功能描述  16-bit MCU with 256 Kbyte Flash memory and 20 Kbyte RAM
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F272M 数据表(HTML) 158 Page - STMicroelectronics

Back Button ST10F272M Datasheet HTML 154Page - STMicroelectronics ST10F272M Datasheet HTML 155Page - STMicroelectronics ST10F272M Datasheet HTML 156Page - STMicroelectronics ST10F272M Datasheet HTML 157Page - STMicroelectronics ST10F272M Datasheet HTML 158Page - STMicroelectronics ST10F272M Datasheet HTML 159Page - STMicroelectronics ST10F272M Datasheet HTML 160Page - STMicroelectronics ST10F272M Datasheet HTML 161Page - STMicroelectronics ST10F272M Datasheet HTML 162Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 158 / 175 page
background image
Electrical characteristics
ST10F272M
158/176
t39
SR
Latched CS low to Valid Data
In
16.5 +
+ tC + 2tA
3TCL - 21 +
+ tC + 2tA
ns
t41
CC
Latched CS hold after RD,
WR
2 + tF
TCL - 10.5 + tF
–ns
t82
CC
Address setup to RdCS,
WrCS
(with RW-delay)
14 + 2tA
2TCL - 11 + 2tA
–ns
t83
CC
Address setup to RdCS,
WrCS
(no RW-delay)
2 + 2tA
TCL - 10.5 + 2tA
–ns
t46
SR
RdCS to Valid Data In
(with RW-delay)
–4 + tC
2TCL - 21 + tC
ns
t47
SR
RdCS to Valid Data In
(no RW-delay)
16.5 + tC
3TCL - 21 + tC
ns
t48
CC
RdCS, WrCS Low Time
(with RW-delay)
15.5 + tC
2TCL - 9.5 + tC
–ns
t49
CC
RdCS, WrCS Low Time
(no RW-delay)
28 + tC
3TCL - 9.5 + tC
–ns
t50
CC Data valid to WrCS
10 + tC
2TCL - 15 + tC
–ns
t51
SR Data hold after RdCS
0–
0
ns
t53
SR
Data float after RdCS
(with RW-delay)(3)
–16.5 + tF
2TCL - 8.5 + tF
ns
t68
SR
Data float after RdCS
(no RW-delay)(3)
–4 + tF
TCL - 8.5 + tF
ns
t55
CC
Address hold after
RdCS, WrCS
-8.5 + tF
-8.5 + tF
–ns
t57
CC Data hold after WrCS
2 + tF
TCL - 10.5 + tF
–ns
1.
RW-delay and tA refer to the next following bus cycle.
2.
Read data is latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address
changes before the end of RD have no impact on read cycles.
3.
Partially tested, guaranteed by design characterization.
Table 71.
Demultiplexed bus timings (continued)
Symbol
Parameter
fCPU = 40 MHz
TCL = 12.5ns
Variable CPU clock
1/2 TCL = 1 to 40 MHz
Unit
Min
Max
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com