ST7LITE0XY0 datasheet(104/124 Pages) STMICROELECTRONICS

104 / 124 page

ST7LITE0xY0, ST7LITESxY0

104/124

13.11 8-BIT ADC CHARACTERISTICS

TA = -40°C to 85°C, unless otherwise specified

Notes:

1. Unless otherwise specified, typical data are based on TA=25°C and VDD-VSS=5V. They are given only as design guide-

lines and are not tested.

2. Data based on characterization results, not tested in production.

3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k

Ω). Data

based on characterization results, not tested in production.

4. The stabilization time of the AD converter is masked by the first tLOAD. The first conversion after the enable is then

always valid.

Figure 81. Typical Application with ADC

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fADC

ADC clock frequency

MHz

VAIN

Conversion voltage range

VSS

VDD

RAIN

External input resistor

10 1)

Ω

CADC

Internal sample and hold capacitor

VDD=5V

tSTAB

Stabilization time after ADC enable

fCPU=8MHz, fADC=4MHz

0 2)

µs

tCONV

Conversion time (tSAMPLE+tHOLD)3

tSAMPLE Sample capacitor loading time

1/fADC

tHOLD

Hold conversion time

AINx

ST7XX

VDD

±1

µA

0.6V

CADC

3pF

VAIN

RAIN

8-Bit A/D

Conversion

Ω(max)

CAIN

ST7LITE0XY0 数据表(PDF) 104 Page - STMicroelectronics

ST7LITE0XY0 数据表(HTML) 104 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载