ST7LITE0XY0 datasheet(105/124 Pages) STMICROELECTRONICS

105 / 124 page

ST7LITE0xY0, ST7LITESxY0

105/124

ADC CHARACTERISTICS (Cont’d)

Figure 82. RAIN max. vs fADC with CAIN=0pF

Figure 83. Recommended CAIN/RAIN values

Notes:

1. CPARASITIC represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad ca-

pacitance (3pF). A high CPARASITIC value will downgrade conversion accuracy. To remedy this, fADC should be reduced.

2. This graph shows that depending on the input signal variation (fAIN), CAIN can be increased for stabilization and to allow

the use of a larger serial resistor (RAIN). It is valid for all fADC frequencies ≤ 4MHz.

13.11.1 General PCB Design Guidelines

To obtain best results, some general design and

layout rules should be followed when designing

the application PCB to shield the noise-sensitive,

analog physical interface from noise-generating

CMOS logic signals.

Properly place components and route the signal

traces on the PCB to shield the analog inputs. An-

alog signals paths should run over the analog

ground plane and be as short as possible. Isolate

analog signals from digital signals that may switch

while the analog inputs are being sampled by the

A/D converter. Do not toggle digital outputs on the

same I/O port as the A/D input being converted.

010

CPARASITIC (pF)

4 MHz

2 MHz

1 MHz

0.1

100

1000

0.01

0.1

fAIN(KHz)

Cain 10 nF

Cain 22 nF

Cain 47 nF

ST7LITE0XY0 数据表(PDF) 105 Page - STMicroelectronics

ST7LITE0XY0 数据表(HTML) 105 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载