| 数据搜索系统,热门电子元器件搜索 |
|
BMP581 数据表(PDF) 42 Page - Bosch Sensortec GmbH |
|
|
|||||||||||||||||||||||||||||
BMP581 数据表(HTML) 42 Page - Bosch Sensortec GmbH |
|
42 / 75 page ![]() Bosch Sensortec | BST-BMP581-DS004-11 42 | 75 © Bosch Sensortec GmbH 2023 | All rights reserved, also regarding any disposal, exploitation, reproduction, editing, distribution, Document number: BST-BMP581-DS004-11 as well as in the event of applications for industrial property rights 5.7I3C Protocol BMP581 supports the I³C protocol 1.0. Following I³C features are supported: I²C compatibility including: Support of I2C-like SDR messages to the BMP581 bus traffic of I2C messages to legacy I2C slaves I3C single data rate (SDR) mode with up to 12.5 MHz data rate In-Band Interrupt (IBI) Timing control asynchronous 0 mode (restricted to maximum 11 MHz I3C frequency and a minimum of 200 kHz) Timing control synchronous mode The I3C bus uses the pin SCL for serial clock and SDX as SDA for serial data input and output for the signal lines. 5.7.1 I3C Identifiers The I3C protocol uses several identifiers and codes to handle communication between several masters and slaves. For communication with this device, there are defined the I3C provisional ID, the Device Characteristics Register (DCR), the Bus Characteristics Register (BCR) and the Mandatory Byte (MDB) for IBIs. The I3C provisional ID has the value defined in Table 20. Table 23: I3C provisional identifier The value of the Device Characteristics Register (DCR) is fixed to 0x62 to indicate a pressure sensor, as shown in Table 21. See also https://www.mipi.org/MIPI_I3C_device_characteristics_register. Table 24: I3C device characteristics register (DCR) DCR<7> DCR<6> DCR<5> DCR<4> DCR<3> DCR<2> DCR<1> DCR<0> Device ID 0 1 1 0 0 0 1 0 The value of the Bus Characteristics Register (BCR) is fixed to 0x06, as shown in Table 22. Table 25: I3C bus characteristics registers (BCR) BCR <7:6> BCR <5> BCR <4> BCR <3> BCR <2> BCR <1> BCR <0> I3C Slave Reserved Not a bridge Device will always respond to I3C Bus commands Mandatory payload after IBI IBI capable Max data Speed: no limitation 2’b00 1’b0 1’b0 1’b0 1’b1 1’b1 1’b0 5.7.2 I3C In-band Interrupts The device supports the in-band interrupt (IBI) feature of I3C, as described in the I3C specification. In case there is an IBI event, the device will emit its address into the arbitrated address header following a START (but not following a repeated START). If no START is forthcoming within the Bus Available Condition, then the chip will actively pull down the SDA line to issue a START. The IBI feature can be enabled by the Common Command Code (CCC)’ ENEC with the ENINT bit set to 0b1.The IBI feature can be disabled by the Common Command Code (CCC)’ DISEC with the DISINT bit set to 0b1. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |