数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS3953B 数据表(PDF) 31 Page - ams-OSRAM AG

部件名 AS3953B
功能描述  14443 High Speed Passive Tag Interface
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSOSRAM [ams-OSRAM AG]
网页  https://ams-osram.com/
标志 AMSOSRAM - ams-OSRAM AG

AS3953B 数据表(HTML) 31 Page - ams-OSRAM AG

Back Button AS3953B Datasheet HTML 27Page - ams-OSRAM AG AS3953B Datasheet HTML 28Page - ams-OSRAM AG AS3953B Datasheet HTML 29Page - ams-OSRAM AG AS3953B Datasheet HTML 30Page - ams-OSRAM AG AS3953B Datasheet HTML 31Page - ams-OSRAM AG AS3953B Datasheet HTML 32Page - ams-OSRAM AG AS3953B Datasheet HTML 33Page - ams-OSRAM AG AS3953B Datasheet HTML 34Page - ams-OSRAM AG AS3953B Datasheet HTML 35Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 65 page
background image
Page 30
ams Datasheet
Document Feedback
[v1-04] 2016-Jan-07
AS3953B − Application Information
SPI Interface
Communication between the AS3953B and controller is done
through a 4-wire Serial Peripheral Interface (SPI) and additional
interrupt signal. The AS3953B is an SPI slave device; it requests
controller attention by sending an interrupt (IRQ pin).
Figure 38:
SPI and Interrupt Signals
While signal /SS is high the SPI interface is in reset, while it is
low the SPI interface is enabled. It is recommended to keep
signal /SS high whenever the SPI interface is not in use. MOSI is
sampled at the falling edge of SCLK. All communication is done
in blocks of 8 bits (bytes). First three bits of first byte transmitted
after high to low transition of /SS define SPI operation mode.
MSB bit is always transmitted first (valid for address and data).
Read and Write modes support address auto incrementing,
which means that in case after the address and first data byte
some additional data bytes are sent (read), they are written to
(read from) addresses incremented by ‘1’.
SPI interface supports the following modes:
• Read and write of the SPI Interface internal registers
• Read and write of the EEPROM
• Read and write of the FIFO
• Sending direct commands
Please note that the only SPI operations, which are allowed
when logic and EEPROM are supplied from VP_SPI, are reading
and writing of EEPROM and registers (see also Power Manager)
Name
Signal
Signal Level
Description
/SS
Digital input with pull-up
CMOS
SPI enable (active low)
MOSI
Digital input
CMOS
Serial data input
MISO
Digital output with
tristate
CMOS
Serial data output
SCLK
Digital input
CMOS
Clock for serial communication
IRQ
Digital output
CMOS
Interrupt output pin
Application Information



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com