 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AX88772ALF 数据表(PDF) 30 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88772ALF 数据表(HTML) 30 Page - ASIX Electronics Corporation |
|
|
30 / 45 page  ASIX ELECTRONICS CORPORATION 30 AX88772A/AX88172A Low-pin-count USB 2.0 to 10/100M Fast Ethernet Controller 9.4.4 MII Timing Tth Tts Ttcl k Ttcl Ttcl k Ttcl Ttch Ttch TXCLK TXEN / TXD[3:0] Symbol Description Min Typ Max Unit Ttclk TXCLK clock cycle time *1 - 40.0 - ns Ttch TXCLK clock high time *2 - 20.0 - ns Ttcl TXCLK clock low time *2 - 20.0 - ns Tts TXD [3:0], TXEN setup to rising TXCLK 23.0 - - ns Tth TXD [3:0], TXEN hold from rising TXCLK 7.0 - - ns Trh Trs Trclk Trcl Trclk Trcl Trch Trch RXCLK RXDV / RXD[3:0] Symbol Description Min Typ Max Unit Trclk RXCLK clock cycle time *1 - 40.0 - ns Trch RXCLK clock high time *2 - 20.0 - ns Trcl RXCLK clock low time *2 - 20.0 - ns Trs RXD [3:0], RXDV setup to rising RXCLK 5.0 - - ns Trh RXD [3:0], RXDV hold from rising TXCLK 3.5 - - ns *1: For 10Mbps, the typical value of Ttclk and Trclk shall scale to 400ns. *2: For 10Mbps, the typical value of Ttch, Ttcl, Trch, and Trcl shall scale to 200ns. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
