FS32K142HAT0MLHT datasheet(44/84 Pages) NXP

44 / 84 page

Table 27. 12-bit ADC operating conditions (continued)

Symbol Description

Conditions

Min.

Typ.1

Max.

Unit

Notes

fADCK

ADC conversion clock

frequency

Normal usage

MHz

3, 4

fCONV

ADC conversion frequency

No ADC hardware

averaging.5 Continuous

conversions enabled,

subsequent conversion

time

46.4

928

1160

Ksps

6, 7

ADC hardware averaging

set to 32. 5 Continuous

conversions enabled,

subsequent conversion

time

1.45

36.25

Ksps

6, 7

1. Typical values assume VDDA = 5 V, Temp = 25 °C, fADCK = 40 MHz, RAS=20 Ω, and CAS=10 nF unless otherwise stated.

Typical values are for reference only, and are not tested in production.

2. For packages without dedicated VREFH and VREFL pins, VREFH is internally tied to VDDA, and VREFL is internally tied to VSS.

To get maximum performance, reference supply quality should be better than SAR ADC. See application note AN5032 for

details.

3. Clock and compare cycle need to be set according to the guidelines mentioned in the Reference Manual .

4. ADC conversion will become less reliable above maximum frequency.

5. When using ADC hardware averaging, see the Reference Manual to determine the most appropriate setting for AVGS.

6. Numbers based on the minimum sampling time of 275 ns.

7. For guidelines and examples of conversion rate calculation, see the Reference Manual section 'Calibration function'

Figure 13. ADC input impedance equivalency diagram

ADC electrical specifications

S32K1xx Data Sheet, Rev. 9, 09/2018

NXP Semiconductors

FS32K142HAT0MLHT 数据表(PDF) 44 Page - NXP Semiconductors

FS32K142HAT0MLHT 数据表(HTML) 44 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载