| 数据搜索系统,热门电子元器件搜索 |
|
FS32K142HAT0MLHT 数据表(PDF) 63 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS32K142HAT0MLHT 数据表(HTML) 63 Page - NXP Semiconductors |
|
63 / 84 page ![]() Table 37. MDIO timing specifications (continued) Symbol Description Min. Max. Unit MDC1 MDC pulse width high 40% 60% MDC period MDC2 MDC pulse width low 40% 60% MDC period MDC3 MDIO (input) to MDC rising edge setup 25 — ns MDC4 MDIO (input) to MDC rising edge hold 0 — ns MDC5 MDC falling edge to MDIO output valid (maximum propagation delay) — 25 ns MDC6 MDC falling edge to MDIO output invalid (minimum propagation delay) -10 — ns MDC (output) MDIO (output) MDIO (input) MDC6 MDC5 MDC3 MDC4 MDC1 MDC2 Figure 28. MII/RMII serial management channel timing diagram 6.5.7 Clockout frequency Maximum supported clock out frequency for this device is 20 MHz Debug modules 6.6.1 SWD electrical specofications 6.6 Debug modules S32K1xx Data Sheet, Rev. 9, 09/2018 NXP Semiconductors 63 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |