ADS5271 datasheet(34/42 Pages) TI2

34 / 42 page

CLK

CMOSClockInput

0.1 F

CLK

CMOSSingle-Ended

Clock

CLK

DifferentialSine-Wave,

PECL,orLVDSClockInput

0.1 F

5kW

CLK

ADS5287

SBAS428D – JANUARY 2008 – REVISED JUNE 2012

www.ti.com

CLOCK INPUT

The eight channels on the device operate from a

single ADCLK input. To ensure that the aperture

delay and jitter are the same for all channels, a clock

tree network is used to generate individual sampling

clocks to each channel. The clock paths for all the

channels are matched from the source point to the

sampling circuit. This architecture ensures that the

performance and timing for all channels are identical.

The use of the clock tree for matching introduces an

aperture delay that is defined as the delay between

the rising edge of ADCLK and the actual instant of

sampling. The aperture delays for all the channels

are matched to the best possible extent. A mismatch

of ±20ps (±3

σ) could exist between the aperture

instants of the eight ADCs within the same chip.

Figure 36. Internal Clock Buffer

However, the aperture delays of ADCs across two

different chips can be several hundred picoseconds

apart.

The ADS5287 can be made to operate either in

CMOS

single-ended

clock

mode

(default

DIFF_CLK = 0) or differential clock mode (SINE,

LVPECL, or LVDS). When operating in the single-

ended clock mode, CLKN must be forced to 0VDC,

and the single-ended CMOS applied on the CLKP pin.

This operation is shown in Figure 35.

Figure 37. Differential Clock Driving Circuit

(DIFF_CLK = 1)

Figure 35. Single-Ended Clock Driving Circuit

(DIFF_CLK = 0)

When configured to operate in the differential clock

Figure 38. Single-Ended Clock Driving Circuit

mode (register bit DIFF_CLK = 1) the ADS5287 clock

When DIFF_CLK = 1

inputs can be driven differentially (SINE, LVPECL, or

LVDS) with little or no difference in performance

For best performance, the clock inputs must be

between them, or with a single-ended (LVCMOS).

driven differentially in order to reduce susceptibility to

The common-mode voltage of the clock inputs is set

common-mode

noise.

For

high

input

frequency

to VCM using internal 5kΩ resistors, as shown in

sampling, it is recommended to use a clock source

Figure 36. This method allows using transformer-

with very low jitter. Bandpass filtering of the clock

coupled drive circuits for a sine wave clock or ac-

source can help reduce the effect of jitter. If the duty

coupling for LVPECL and LVDS clock sources, as

cycle deviates from 50% by more than 2% or 3%, it is

shown in Figure 37. When operating in the differential

recommended to enable the DCC through register bit

clock mode, the single-ended CMOS clock can be ac-

EN_DCC.

coupled to the CLKP input, with CLKN (pin 11)

connected to ground with a 0.1

μF capacitor, as

shown in Figure 38.

ADS5271 数据表(PDF) 34 Page - Texas Instruments

ADS5271 数据表(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

数据表下载