STR910FAM32 datasheet(84/99 Pages) STMICROELECTRONICS

84 / 99 page

Electrical characteristics

STR91xFAx32 STR91xFAx42 STR91xFAx44

84/99

7.12.4

I2C electrical characteristics

VDDQ = 2.7 - 3.6V, VDD = 1.65 - 2V, TA = -40 / 85 °C unless otherwise specified.

Table 44.

I2C electrical characteristics

Symbol

Parameter

Standard I2CFast I2C

Unit

MinMax

tBUF

Bus free time between a STOP

and START condition

4.7

1.3

tHD:STA

Hold time START condition.

After this period, the first clock

pulse is generated(1)

The maximum hold time of the START condition has only to be met if the interface does not stretch the low

period of SCL signal

4.0

0.6

µs

tLOW

LOW period of the SCL clock

4.7

1.3

µs

tHIGH

HIGH period of the SCL clock

4.0

0.6

µs

tSU:STA

Set-up time for a repeated

START condition

4.7

0.6

µs

tHD:DAT

Data hold time(2)

The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the

undefined region of the falling edge of SCL.

tSU:DAT

Data set-up time

250

100

Rise time of both SDA and SCL

signals

1000

20+0.1Cb

(3)

Cb = total capacitance of one bus line in pF

300

Fall time of both SDA and SCL

signals

300

20+0.1Cb

(3)

300

tSU:STO

Set-up time for STOP condition

4.0

0.6

µs

Capacitive load for each bus

line

400

STR910FAM32 数据表(PDF) 84 Page - STMicroelectronics

STR910FAM32 数据表(HTML) 84 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

数据表下载