数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA326 数据表(PDF) 23 Page - STMicroelectronics

部件名 STA326
功能描述  2.1-channel high-efficiency digital audio system
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA326 数据表(HTML) 23 Page - STMicroelectronics

Back Button STA326 Datasheet HTML 19Page - STMicroelectronics STA326 Datasheet HTML 20Page - STMicroelectronics STA326 Datasheet HTML 21Page - STMicroelectronics STA326 Datasheet HTML 22Page - STMicroelectronics STA326 Datasheet HTML 23Page - STMicroelectronics STA326 Datasheet HTML 24Page - STMicroelectronics STA326 Datasheet HTML 25Page - STMicroelectronics STA326 Datasheet HTML 26Page - STMicroelectronics STA326 Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 64 page
background image
DocID11531 Rev 9
23/64
STA326
Register description
64
7.1
Configuration register A (addr 0x00)
The STA326 will support sample rates of 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz,
176.4 kHz and 192 kHz. Therefore the internal clock will be:
32.768 MHz for 32 kHz
45.1584 MHz for 44.1 kHz, 88.2 kHz, and 176.4 kHz
49.152 MHz for 48 kHz, 96 kHz, and 192 kHz
The external clock frequency provided to the XTI pin must be a multiple of the input sample
frequency (fs). The correlation between the input clock and the input sample rate is
determined by the status of the MCSx bits and the IR (input rate) register bits. The MCSx
0x1E
A1CF2
C3B15
C3B14
C3B13
C3B12
C3B11
C3B10
C3B9
C3B8
0x1F
A1CF3
C3B7
C3B6
C3B5
C3B4
C3B3
C3B2
C3B1
C3B0
0x20
A2CF1
C4B23
C4B22
C4B21
C4B20
C4B19
C4B18
C4B17
C4B16
0x21
A2CF2
C4B15
C4B14
C4B13
C4B12
C4B11
C4B10
C4B9
C4B8
0x22
A2CF3
C4B7
C4B6
C4B5
C4B4
C4B3
C4B2
C4B1
C4B0
0x23
B0CF1
C5B23
C5B22
C5B21
C5B20
C5B19
C5B18
C5B17
C5B16
0x24
B0CF2
C5B15
C5B14
C5B13
C5B12
C5B11
C5B10
C5B9
C5B8
0x25
B0CF3
C5B7
C5B6
C5B5
C5B4
C5B3
C5B2
C5B1
C5B0
0x26
CFUD
Reserved Reserved Reserved Reserved RA
R1
WA
W1
0x27
MPCC1
MPCC15 MPCC14 MPCC13 MPCC12 MPCC11 MPCC10 MPCC9
MPCC8
0x28
MPCC2
MPCC7
MPCC6
MPCC5
MPCC4
MPCC3
MPCC2
MPCC1
MPCC0
0x29
Reserved
1
1
1
1
0
0
1
1
0x2A
Reserved
0
0
1
1
0
0
1
1
0x2B
FDRC1
FDRC15
FDRC14
FDRC13
FDRC12
FDRC11
FDRC10
FDRC9
FDRC8
0x2C
FDRC2
FDRC7
FDRC6
FDRC5
FDRC4
FDRC3
FDRC2
FDRC1
FDRC0
0x2D
Status
PLLUL
Reserved Reserved Reserved Reserved Reserved FAULT
TWARN
D7
D6
D5
D4
D3
D2
D1
D0
FDRB
TWAB
TWRB
IR1
IR0
MCS2
MCS1
MCS0
01100011
Table 9. Register summary (continued)
Address
Name
D7
D6
D5
D4
D3
D2
D1
D0
Table 10. Master clock select
Bit
R/W
RST
Name
Description
0
RW
1
MCS0
Master clock select: Selects the ratio between the input
I2S sample frequency and the input clock.
1
RW
1
MCS1
-
2
RW
0
MCS2
-
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com