STA326 datasheet(29/64 Pages) STMICROELECTRONICS

29 / 64 page

DocID11531 Rev 9

29/64

STA326

7.3

Configuration register C (addr 0x02)

7.3.1

DDX® power output mode

The DDX® power output mode selects how the DDX® output timing is configured. Different

power devices can use different output modes. The recommended use is OM = 10. When

OM = 11 the CSZ bits determine the size of the DDX® compensating pulse.

7.3.2

DDX® variable compensating pulse size

The DDX® variable compensating pulse size is intended to adapt to different power stage

ICs. Contact ST for support when deciding this function.

Reserved

CSZ4

CSZ3

CSZ2

CSZ1

CSZ0

OM1

OM0

0000

Table 22. DDX® power output mode

Bit

R/W

RST

Name

Description

1:0

OM[1:0]

DDX® power output mode:

Selects configuration of DDX® output

Table 23. DDX® output modes

OM[1,0]

Output stage - mode

Not used

Recommended

Variable compensation

Table 24. DDX® compensating pulse

CSZ[4:0]

Compensating pulse size

00000

0 clock period compensating pulse size

00001

1 clock period compensating pulse size

……

10000

16 clock period compensating pulse size

……

11111

31 clock period compensating pulse size

Obsolete

Product(s)

- Obsolete

Product(s)

STA326 数据表(PDF) 29 Page - STMicroelectronics

STA326 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载