IMSA110 datasheet(3/26 Pages) STMICROELECTRONICS

3 / 26 page

Decode

logic

21 x 8-bit

Update coefficient registers

21 x 8-bit

Current coefficient registers

256 x 8-bit data

transformation

look up RAM

Backend

look up table

USR

LSR

PCR0

PCR1

PCR2

BCR

MMB

OUB

TCR

SCR

ACR

Configuration and

control registers

Control

logic

1120 stage Programmable

shift register (PSRB)

1120 stage Programmable

shift register (PSRA)

7-stage

multiply-accumulate

array B

7-stage

multiply-accumulate

array A

1120 stage Programmable

shift register (PSRC)

7-stage

multiply-accumulate

array C

CLOCK

RESET

CASCADE

INPUT

CASCADE

OUTPUT

PSROUT

ADDRESS

PSRIN

MEM

DATA

Synchronous Functions

ENABLE 1

ENABLE 2

WRITE

Asynchronous Functions

Backend

post-processing unit

(normalization, saturation,

and data transformation)

Figure 1 : IMSA110 Users Model

The IMSA110 has five interfaces through which

data can be transferred, Figure 1. The microproc-

essor interface allows access to the coefficient

registers, the configuration and status registers,

and the data transformation tables. The remaining

four interfaces allow high speed data input and

output to the IMSA110 and the cascading of several

devices. A typical IMSA110 system is shown in

Figure 3. If N devices are used in the cascade, they

can be configured, entirely under software control,

as a 21N stage 1-D transversal filter or as a 7X by

3Y 2-D window, where X and Y are any integers

satisfying N

≤ XY. For example 4 cascaded devices

can be software configured as: an 84-stage 1-D

filter, a 7 by 12 2-D window, a 28 by 3 2-D window,

or a 14 by 6 2-D window.

The final output of the chip is 22 bits wide in twos

complement format.

Figure 2 shows the distribution of the delays inside

the part.

The latency between PSRin and COUT is depend-

ent upon the length of PSRc. For example, with

PSRc set to 0, and all coefficients set to zero except

CR0c[6] (so the data passes through all MAC

stages), the COUT bus will correspond to the

PSRin bus delayed by 47 clock cycles.

The latency between PSRin and PSRout is 5 cycles

PLUS the lengths of PSRc, PSRb and PSRa. If the

shift registers are bypassed by setting SCR[1] to 1

then PSRout will be PSRin delayed by 2 clock

cycles.

The Latency between the cascade input (CIN) and

cascade output (COUT) is 6 cycles. This is shown

lumped at the cascade input and cascade output

pads in Figure 2. Figure 4 gives details of the data

pipelining through the backend datapath.

IMSA110

3/26

IMSA110 数据表(PDF) 3 Page - STMicroelectronics

IMSA110 数据表(HTML) 3 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表下载

链接网址

IMSA110 数据表(PDF) 3 Page - STMicroelectronics

IMSA110 数据表(HTML) 3 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表 下载

链接网址

数据表下载