AD8330ACP-R2 datasheet(26/36 Pages) AD

26 / 36 page

AD8330

Rev. D | Page 26 of 36

COMM

OPHI

INLO

OPLO

INHI

VPSI

VPSO

CMOP

MODE

VDBS

CMGN

VMAG

OFST

CNTR

ENBL

VPOS

BIAS AND

V-REF

CM MODE AND

OFFSET CONTROL

OUTPUT

STAGES

INPUT,

5mV TO 1V rms

0.1µF

10Ω

GAIN INTERFACE

33nF

10kΩ

0.1µF

4.7Ω

SEE

TEXT

0.1µF

OUTPUT,

~1V rms

VS,2.7V–6V

OUTPUT

CONTROL

VGA CORE

Figure 64. Simple AGC Amplifier (Preliminary)

When the loop is settled, the average current in Q1 is VDBS/R1,

which varies from 2 μA at maximum gain (VDBS = 0.2 V) to

17 μA at minimum gain (VDBS = 1.7 V). This change in the Q1

current causes an increase of ~0.25 dB over the full gain range

in the differential output of nominally 0.75 dBV at midrange

(3.08 V p-p), corresponding to a 200:1 compression ratio. This

is plotted in Figure 65 for a representative 100 kHz input.

INPUT TO AD8330 (dBV)

1.0

–

0.8

0.7

0.6

0.5

–30

0.9

–10

Figure 65. AGC Output vs. Input Amplitude (Simulation)

The upper panel in Figure 66 shows the time-domain output for

fourteen 3 dB steps in input amplitude from 5.4 mV to 1.7 V.

The waveforms in Figure 65 show the AGC voltage (VDBS).

This simple detector exhibits a temperature variation in the

differential output amplitude of about 4 mV/°C. It provides a

fast attack time (an increase in the input is quickly leveled to the

nominal output, due to the high peak currents in Q1) and a

slow release time (a decrease in the input is not restored as

quickly). The voltage at the VDBS pin can be used as an RSSI

output, scaled 30 mV/dB. Note that the attack time can be

halved by adding a second transistor, labeled Q2 in Figure 64.

For operation at lower frequencies, the AGC hold capacitor

must be increased.

WIDE RANGE TRUE RMS VOLTMETER

The AD8362 is an rms responding detector providing a

dynamic range of 60 dB from low frequencies to 2.7 GHz.

This can increase to 110 dB using an AD8330 as a precondi-

tioner, provided the noise bandwidth is limited by an interstage

low-pass or band-pass filter.

The VGA also provides an input port that is easier to drive

than the 200 Ω input of the AD8362. Figure 67 shows the

general scheme.

Both the AD8330 and AD8362 provide linear-in-decibel control

interfaces. Thus, when the output of the AD8362 is used to control

the gain of the AD8330, the functional form is unaffected. The

overall scaling is 33 mV/dB. Figure 68 shows the time domain

response using a loop filter capacitor of 10 nF, for inputs rang-

ing from 10 μV to 1 V rms, that is, a 100 dB measurement range.

TIME (µs)

–1

–3

90 100 110 120 130 140 150

–2

–4

0.75

1.25

0.25

1.75

0.50

1.00

1.50

VDBS

OUTPUT

Figure 66. Time Domain Waveforms (Simulation)

AD8330ACP-R2 数据表(PDF) 26 Page - Analog Devices

AD8330ACP-R2 数据表(HTML) 26 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载

链接网址

AD8330ACP-R2 数据表(PDF) 26 Page - Analog Devices

AD8330ACP-R2 数据表(HTML) 26 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表 下载

链接网址

数据表下载