MPC7410 datasheet(4/56 Pages) FREESCALE

4 / 56 page

MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1

Freescale Semiconductor

Features

•

Decode

— Register file access

— Forwarding control

— Partial instruction decode

•

Completion

— Eight-entry completion buffer

— Instruction tracking and peak completion of two instructions per cycle

— Completion of instructions in program order while supporting out-of-order instruction execution,

completion serialization, and all instruction flow changes

•

Fixed point units (FXUs) that share 32 GPRs for integer operands

— Fixed point unit 1 (FXU1)—multiply, divide, shift, rotate, arithmetic, logical

— Fixed point unit 2 (FXU2)—shift, rotate, arithmetic, logical

— Single-cycle arithmetic, shifts, rotates, logical

— Multiply and divide support (multi-cycle)

— Early out multiply

•

Three-stage floating-point unit and a 32-entry FPR file

— Support for IEEE Std 754™ single- and double-precision floating-point arithmetic

— Three-cycle latency, one-cycle throughput (single- or double-precision)

— Hardware support for divide

— Hardware support for denormalized numbers

— Time deterministic non-IEEE mode

•

System unit

— Executes CR logical instructions and miscellaneous system instructions

— Special register transfer instructions

•

AltiVec unit

— Full 128-bit data paths

— Two dispatchable units: vector permute unit and vector ALU unit.

— Contains its own 32-entry, 128-bit vector register file (VRF) with 6 renames

— The vector ALU unit is further subdivided into the vector simple integer unit (VSIU), the vector

complex integer unit (VCIU), and the vector floating-point unit (VFPU).

— Fully pipelined

•

Load/store unit

— One-cycle load or store cache access (byte, half word, word, double word)

— Two-cycle load latency with 1-cycle throughput

— Effective address generation

— Hits under misses (multiple outstanding misses)

— Single-cycle unaligned access within double-word boundary

— Alignment, zero padding, sign extend for integer register file

— Floating-point internal format conversion (alignment, normalization)

— Sequencing for load/store multiples and string operations

MPC7410 数据表(PDF) 4 Page - Freescale Semiconductor, Inc

MPC7410 数据表(HTML) 4 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载