| 数据搜索系统,热门电子元器件搜索 |
|
MPC7410 数据表(PDF) 2 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC7410 数据表(HTML) 2 Page - Freescale Semiconductor, Inc |
|
2 / 56 page ![]() MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1 2 Freescale Semiconductor Features • The MPC7410 is implemented in a next generation process technology for core frequency improvement. • The MPC7410 floating-point unit has been improved to make latency equal for double- and single-precision operations involving multiplication. • The completion queue has been extended to eight slots. • There are no other significant changes to scalar pipelines, decode/dispatch/completion mechanisms, or the branch unit. The MPC750 four-stage pipeline model is unchanged (fetch, decode/dispatch, execute, complete/writeback). Some comments on the MPC7410 with respect to the MPC7400: • The MPC7410 adds configurable direct-mapped SRAM capability to the L2 cache interface. • The MPC7410 adds 32-bit interface support to the L2 cache interface. The MPC7410 implements a 19th L2 address pin (L2ASPARE on the MPC7400) in order to support additional address range. • The MPC7410 removes support for 3.3-V I/O on the L2 cache interface. Figure 1 shows a block diagram of the MPC7410. 2Features This section summarizes features of the MPC7410 implementation of the PowerPC architecture. Major features of the MPC7410 are as follows: • Branch processing unit — Four instructions fetched per clock — One branch processed per cycle (plus resolving two speculations) — Up to one speculative stream in execution, one additional speculative stream in fetch — 512-entry branch history table (BHT) for dynamic prediction — 64-entry, four-way set-associative branch target instruction cache (BTIC) for eliminating branch delay slots • Dispatch unit — Full hardware detection of dependencies (resolved in the execution units) — Dispatch two instructions to eight independent units (system, branch, load/store, fixed-point unit 1, fixed-point unit 2, floating-point, AltiVec permute, AltiVec ALU) — Serialization control (predispatch, postdispatch, execution serialization) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |