MPC8309CVMADDC datasheet(19/81 Pages) NXP

19 / 81 page

MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3

Freescale Semiconductor

Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8309.

7.1

Local Bus DC Electrical Characteristics

The following table provides the DC electrical characteristics for the local bus interface.

7.2

Local Bus AC Electrical Specifications

The following table describes the general timing parameters of the local bus interface of the MPC8309.

Table 17. Local Bus DC Electrical Characteristics

Parameter

Symbol

Min

Max

Unit

High-level input voltage

VIH

2OVDD +0.3

Low-level input voltage

VIL

–0.3

0.8

High-level output voltage, IOH = –100 AVOH

OVDD –0.2

—

Low-level output voltage, IOL =100 AVOL

—0.2

Input current

IIN

—±5

A

Table 18. Local Bus General Timing Parameters

Parameter

Symbol1

Min

Max

Unit

Note

Local bus cycle time

tLBK

—

Input setup to local bus clock (LCLKn)tLBIVKH

—

3, 4

Input hold from local bus clock (LCLKn)tLBIXKH

1.0

—

3, 4

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT

1.5

—

LALE output rise to LCLK negative edge

tLALEHOV

—3

—

LALE output fall to LCLK negative edge

tLALETOT

-1.5

—

Local bus clock (LCLKn) to output valid

tLBKHOV

—3

Local bus clock (LCLKn) to output high impedance for LAD/LDP

tLBKHOZ

—4

Notes

1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus

timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case

for clock one(1).

2. All timings are in reference to falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or rising edge of

LCLK0 (for all other inputs).

3. All signals are measured from OVDD/2 of the rising/falling edge of LCLK0 to 0.4  OVDD of the signal in question for 3.3-V

signaling levels.

4. Input timings are measured at the pin.

5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered

through the component pin is less than or equal to the leakage current specification.

MPC8309CVMADDC 数据表(PDF) 19 Page - NXP Semiconductors

MPC8309CVMADDC 数据表(HTML) 19 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载