数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8309CVMADDC 数据表(PDF) 8 Page - NXP Semiconductors

部件名 MPC8309CVMADDC
功能描述  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MPC8309CVMADDC 数据表(HTML) 8 Page - NXP Semiconductors

Back Button MPC8309CVMADDC Datasheet HTML 4Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 5Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 6Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 7Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 8Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 9Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 10Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 11Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 81 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3
8
Freescale Semiconductor
Electrical Characteristics
independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer
design specifications.
2.1
Overall DC Electrical Characteristics
This section covers the ratings, conditions, and other characteristics.
2.1.1
Absolute Maximum Ratings
The following table provides the absolute maximum ratings.
Table 1. Absolute Maximum Ratings1
Characteristic
Symbol
Max Value
Unit
Notes
Core supply voltage
VDD
–0.3 to 1.26
V
PLL supply voltage
AVDD1
AVDD2
AVDD3
–0.3 to 1.26
V
DDR2 DRAM I/O voltage
GVDD
–0.3 to 1.98
V
PCI, Local bus, DUART, system control and power management,
I2C, SPI, MII, RMII, MII management, eSDHC, FlexCAN, USB and
JTAG I/O voltage
OVDD
–0.3 to 3.6
V
2
Input voltage
DDR2 DRAM signals
MVIN
–0.3 to (GVDD +0.3)
V
3
DDR2 DRAM reference
MVREF
–0.3 to (GVDD +0.3)
V
3
Local bus, DUART, SYS_CLK_IN,
system control and power
management, I2C, SPI, and JTAG
signals
OVIN
–0.3 to (OVDD +0.3)
V
4
PCI
OVIN
–0.3 to (OVDD + 0.3)
V
Storage temperature range
TSTG
–55to150
C—
Notes:
1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and
functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause
permanent damage to the device.
2. OVDD here refers to NVDDA, NVDDB, NVDDC, NVDDF, NVDDG, and NVDDH from the ball map.
3. Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during
power-on reset and power-down sequences.
4. Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during
power-on reset and power-down sequences.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com