MPC8309CVMADDC datasheet(43/81 Pages) NXP

43 / 81 page

MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3

Freescale Semiconductor

I2C

The following figure provides the AC test load for the I2C.

Figure 32. I2C AC Test Load

The following figure shows the AC timing diagram for the I2C bus.

Figure 33. I2C Bus AC Timing Diagram

Fall time of both SDA and SCL signals

tI2CF

20 + 0.1 CB4

300

Setup time for STOP condition

tI2PVKH

0.6

—

s

Bus free time between a STOP and START condition

tI2KHDX

1.3

—

s

Noise margin at the LOW level for each connected device (including

hysteresis)

VNL

0.1

 OVDD

—V

Noise margin at the HIGH level for each connected device (including

hysteresis)

VNH

0.2

 OVDD

—V

Notes:

1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tI2DVKH symbolizes I2C timing (I2)

with respect to the time data input signals (D) reach the valid state (V) relative to the tI2C clock reference (K) going to the high

(H) state or setup time. Also, tI2SXKL symbolizes I2C timing (I2) for the time that the data with respect to the start condition

(S) went invalid (X) relative to the tI2C clock reference (K) going to the low (L) state or hold time. Also, tI2PVKH symbolizes I2C

timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the tI2C clock

reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate

letter: R (rise) or F (fall).

2. MPC8309 provides a hold time of at least 300 ns for the SDA signal (referred to the VIH(min) of the SCL signal) to bridge the

undefined region of the falling edge of SCL.

3. The maximum tI2DVKL has only to be met if the device does not stretch the LOW period (tI2CL) of the SCL signal.

4. CB = capacitance of one bus line in pF.

Table 44. I2C AC Electrical Specifications (continued)

All values refer to VIH (min) and VIL (max) levels (see Table 43).

Parameter

Symbol1

Min

Max

Unit

Output

Z0 = 50 

OVDD/2

RL = 50 

SDA

SCL

tI2CF

tI2SXKL

tI2CL

tI2CH

tI2DXKL

tI2DVKH

tI2SXKL

tI2SVKH

tI2KHKL

tI2PVKH

tI2CR

tI2CF

MPC8309CVMADDC 数据表(PDF) 43 Page - NXP Semiconductors

MPC8309CVMADDC 数据表(HTML) 43 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载

链接网址

MPC8309CVMADDC 数据表(PDF) 43 Page - NXP Semiconductors

MPC8309CVMADDC 数据表(HTML) 43 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表 下载

链接网址

数据表下载