ST7LITEU05 datasheet(96/115 Pages) STMICROELECTRONICS

96 / 115 page

ST7LITEU05 ST7LITEU09

96/115

13.9 CONTROL PIN CHARACTERISTICS

13.9.1 Asynchronous RESET Pin

TA = -40°C to 125°C, unless otherwise specified

Notes:

1. Data based on characterization results, not tested in production.

2. The IIO current sunk must always respect the absolute maximum rating specified in section 13.2.2 on page 75 and the

sum of IIO (I/O ports and control pins) must not exceed IVSS.

3. The RON pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on RESET pin between

VILmax and VDD

4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on

RESET pin with a duration below th(RSTL)in can be ignored.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIL

Input low level voltage

VSS - 0.3

0.3xVDD

VIH

Input high level voltage

0.7xVDD

VDD + 0.3

Vhys

Schmitt trigger voltage hysteresis 1)

VOL

Output low level voltage 2)

VDD=5V IIO=+2mA

400

RON

Pull-up equivalent resistor 3)

VIN=VSS

VDD=5V

Ω

VDD=3V

90 1)

tw(RSTL)out Generated reset pulse duration

Internal reset sources

90 1)

µs

th(RSTL)in External reset pulse hold time

µs

tg(RSTL)in Filtered glitch duration

200

ST7LITEU05 数据表(PDF) 96 Page - STMicroelectronics

ST7LITEU05 数据表(HTML) 96 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载