ST7LITEU05 datasheet(41/115 Pages) STMICROELECTRONICS

41 / 115 page

ST7LITEU05 ST7LITEU09

41/115

POWER SAVING MODES (Cont’d)

9.4 ACTIVE-HALT AND HALT MODES

ACTIVE-HALT and HALT modes are the two low-

est power consumption modes of the MCU. They

are both entered by executing the ‘HALT’ instruc-

tion. The decision to enter either in ACTIVE-HALT

or HALT mode is given by the LTCSR/ATCSR reg-

ister status as shown in the following table:.

9.4.1 ACTIVE-HALT MODE

ACTIVE-HALT mode is the lowest power con-

sumption mode of the MCU with a real time clock

available. It is entered by executing the ‘HALT’ in-

struction when active halt mode is enabled.

The MCU can exit ACTIVE-HALT mode on recep-

tion of a Lite Timer / AT Timer interrupt or a RE-

SET.

– When exiting ACTIVE-HALT mode by means of

a RESET, a 256 or 512 CPU cycle delay occurs.

After the start up delay, the CPU resumes oper-

ation by fetching the reset vector which woke it

up (see Figure 26).

– When exiting ACTIVE-HALT mode by means of

an interrupt, the CPU immediately resumes oper-

ation by servicing the interrupt vector which woke

it up (see Figure 26).

When entering ACTIVE-HALT mode, the I bit in

the CC register is cleared to enable interrupts.

Therefore, if an interrupt is pending, the MCU

wakes up immediately.

In ACTIVE-HALT mode, only the main oscillator

and the selected timer counter (LT/AT) are running

to keep a wake-up time base. All other peripherals

are not clocked except those which get their clock

supply from another clock generator (such as ex-

ternal or auxiliary oscillator).

Caution: As soon as ACTIVE-HALT is enabled,

executing a HALT instruction while the Watchdog

is active does not generate a RESET if the

WDGHALT bit is reset.

This means that the device cannot spend more

than a defined delay in this power saving mode.

Figure 25. ACTIVE-HALT Timing Overview

Figure 26. ACTIVE-HALT Mode Flow-chart

Notes:

1. This delay occurs only if the MCU exits ACTIVE-

HALT mode by means of a RESET.

2. Peripherals clocked with an external clock

source can still be active.

3. Only the Lite Timer RTC and AT Timer interrupts

can exit the MCU from ACTIVE-HALT mode.

4. Before servicing an interrupt, the CC register is

pushed on the stack. The I bit of the CC register is

set during the interrupt routine and cleared when

the CC register is popped.

LTCSR

TBIE bit

ATCSR

OVFIE

bit

ATCSR

CK1 bit

ATCSR

CK0 bit

Meaning

ACTIVE-HALT

mode disabled

xxx

ACTIVE-HALT

mode enabled

HALT

RUN

256 OR 512 CPU

CYCLE DELAY 1)

RESET

INTERRUPT

HALT

INSTRUCTION

FETCH

VECTOR

ACTIVE

[Active Halt Enabled]

HALT INSTRUCTION

RESET

INTERRUPT 3)

CPU

OSCILLATOR

PERIPHERALS 2)

IBIT

OFF

FETCH RESET VECTOR

OR SERVICE INTERRUPT

CPU

OSCILLATOR

PERIPHERALS 2)

IBIT

OFF

X 4)

CPU

OSCILLATOR

PERIPHERALS

IBITS

X 4)

256 OR 512 CPU CLOCK

DELAY

(Active Halt enabled)

CYCLE

ST7LITEU05 数据表(PDF) 41 Page - STMicroelectronics

ST7LITEU05 数据表(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST7LITEU05 数据表(PDF) 41 Page - STMicroelectronics

ST7LITEU05 数据表(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载