R5F10JBCAFP datasheet(40/142 Pages) RENESAS

40 / 142 page

RL78/G1C

2. ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85°C)

Page 40 of 138

R01DS0348EJ0140 Rev.1.40

Apr 26, 2024

(4) During communication at same potential (simplified SPI (CSI) mode) (slave mode, SCKp... external

clock input)

(TA =

−40 to +85°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter

Symbol

Conditions

MIN.

TYP.

MAX.

Unit

SCKp cycle time Note 5

tKCY2

4.0 V

≤ VDD ≤ 5.5 V 20 MHz < fMCK

8/fMCK

fMCK

≤ 20 MHz

6/fMCK

2.7 V

≤ VDD ≤ 5.5 V 16 MHz < fMCK

8/fMCK

fMCK

≤ 16 MHz

6/fMCK

2.4 V

≤ VDD ≤ 5.5 V

6/fMCK

and 500

SCKp high-/low-level width

tKH2,

tKL2

4.0 V

≤ VDD ≤ 5.5 V

tKCY2/2

− 7

2.7 V

≤ VDD ≤ 5.5 V

tKCY2/2

− 8

2.4 V

≤ VDD ≤ 5.5 V

tKCY2/2

−

SIp setup time

(to SCKp

↑) Note 1

tSIK2

2.7 V

≤ VDD ≤ 5.5 V

1/fMCK+20

2.4 V

≤ VDD ≤ 5.5 V

1/fMCK+30

SIp hold time

(from SCKp

↑) Note 2

tKSI2

2.7 V

≤ VDD ≤ 5.5 V

1/fMCK+31

2.4 V

≤ VDD ≤ 5.5 V

1/fMCK+31

Delay time from SCKp

↓ to

SOp output Note 3

tKSO2

C = 30 pF Note 4

2.7 V

≤ VDD ≤ 5.5 V

2/fMCK+44

2.4 V

≤ VDD ≤ 5.5 V

2/fMCK+75

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes “to

SCKp

↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes “from

SCKp

↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output

becomes “from SCKp

↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SOp output lines.

5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the

SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 01), m: Unit number (m = 0),

n: Channel number (n = 0, 1), g: PIM number (g = 0, 3, 5, 7)

2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01))

R5F10JBCAFP 数据表(PDF) 40 Page - Renesas Technology Corp

R5F10JBCAFP 数据表(HTML) 40 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

R5F10JBCAFP 数据表(PDF) 40 Page - Renesas Technology Corp

R5F10JBCAFP 数据表(HTML) 40 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载