数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

R5F10DMGLFB 数据表(PDF) 75 Page - Renesas Technology Corp

部件名 R5F10DMGLFB
功能描述  RENESAS MCU
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F10DMGLFB 数据表(HTML) 75 Page - Renesas Technology Corp

Back Button R5F10DMGLFB Datasheet HTML 71Page - Renesas Technology Corp R5F10DMGLFB Datasheet HTML 72Page - Renesas Technology Corp R5F10DMGLFB Datasheet HTML 73Page - Renesas Technology Corp R5F10DMGLFB Datasheet HTML 74Page - Renesas Technology Corp R5F10DMGLFB Datasheet HTML 75Page - Renesas Technology Corp R5F10DMGLFB Datasheet HTML 76Page - Renesas Technology Corp R5F10DMGLFB Datasheet HTML 77Page - Renesas Technology Corp R5F10DMGLFB Datasheet HTML 78Page - Renesas Technology Corp R5F10DMGLFB Datasheet HTML 79Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 139 page
background image
RL78/D1A
3. ELECTRICAL SPECIFICATIONS (J GRADE PRODUCT)
R01DS0463EJ0120 Rev. 1.20
Page 75 of 135
Mar 31, 2026
3.5.4 Serial interface: CSI operation
<Master mode>
TA = -40 to +85
°C
2.7 V
≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V
Items
Symbols
Conditions
Min.
Max.
Unit
SCK cycle time
tKCY1
4.0 V
≤VDD
125
tKCY1
≥4/fCLKNote
ns
VDD<4.0 V
250
ns
SCK high/low level width
tKH1
tKL1
4.0 V
≤VDD
tKCY1/2-12
ns
VDD<4.0 V
tKCY1/2-18
ns
SI set up time
tSIK1
4.0 V
≤VDD
44
ns
VDD<4.0 V
55
ns
SI hold time
tKSI1
19
ns
SO output delay time
tKSO1
C = 30 pF
25
ns
Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.
Caution Different voltage between EVDD and VDD is allowed only when LCDM register is initial value.
<Slave mode>
TA = -40 to +85
°C
2.7 V
≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V
Items
Symbols
Conditions
Min.
Max.
Unit
SCK cycle time
tKCY2
4.0 V
≤EVDD
20 MHz<fMCK
8/fMCKNote
ns
fMCK
≤20 MHz
6/fMCKNote
ns
EVDD<4.0 V
16 MHz<fMCK
8/fMCKNote
ns
fMCK
≤16 MHz
6/fMCKNote
ns
SCK high/low level width
tKH2
tKL2
tKCY2/2-8
ns
SI set up time
tSIK2
2.7 V
≤EVDD
1/fMCK+20
ns
SI hold time
tKSI2
1/fMCK+31
ns
SO output delay time
tKSO2
C = 30pF
4.0 V
≤EVDD
2/fMCK+44
ns
EVDD<4.0 V
2/fMCK+57
ns
Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.
Caution Different voltage between EVDD and VDD is allowed only when LCDM register is initial value.
Figure 3-6. CSI mode connection diagram
D1A
SCK
User's device
SCK
SO
SI
SO
SI
<master>
<slave>
D1A
SCK
User's device
SCK
SO
SI
SO
SI
<R>
<R>
<R>
<R>
<R>
<R>



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com