RZSLASHA1H datasheet(21/137 Pages) RENESAS

21 / 137 page

R01DS0479EJ0100 Rev.1.00

Page 21 of 137

Dec. 25, 2024

RZ/A1H Group, RZ/A1M Group

2. Pin

Sound generator

SGOUT3 to SGOUT0

Sound generator

output

Sound generator output pins.

SD host interface

SD_CLK_0, SD_CLK_1

SD clock

Output pins for SD clock.

SD_CMD_0, SD_CMD_1

I/O

SD command

SD command output and response input

signals.

SD_D3_0 to SD_D0_0,

SD_D3_1 to SD_D0_1

I/O

SD data

SD data bus signals.

SD_CD_0, SD_CD_1

SD card detection

SD card detection.

SD_WP_0, SD_WP_1

SD write protection

SD write protection signals.

MMC host interface

MMC_CLK

MMC clock

Output pin for MMC clock.

MMC_CMD

I/O

MMC command

MMC command output and response

input signal.

MMC_D7 to MMC_D0

I/O

MMC data

MMC data bus signals.

MMC_CD

MMC card detection

MMC card detection.

Motor control PWM

timer

PWM1H to PWM1A

PWM2H to PWM2A

Timer output

PWM output pins.

A/D converter

AN7 to AN0

Analog input pins

Analog input pins.

ADTRG

A/D conversion trigger

input

External trigger input pin for starting A/D

conversion.

AVcc

Analog power supply

Power supply pin for A/D converter.

AVss

Analog ground

Ground pin for A/D converter.

AVref

Analog reference

voltage

Reference voltage pin for A/D converter.

General I/O ports

P2_0 to P2_15,

P3_0 to P3_15,

P4_0 to P4_15,

P5_0 to P5_10,

P6_0 to P6_15,

P7_0 to P7_15,

P8_0 to P8_15,

P9_0 to P9_7,

P10_0 to P10_15

P11_0 to P11_15

I/O

General port

General I/O port pins.

P1_0 to P1_7

I/O

General port

8 input port pins with open-drain output.

JP0_0, JP0_1, P0_0 to P0_5, P1_8

to P1_15

General port

16 general input port pins.

Debugging interface

TCK/SWDCLK

Test clock

Test-clock input pin.

Also used as the input clock pin for serial

wire debugging

TMS/SWDIO

I, I/

Test mode select

Test-mode select signal input pin.

Also used as the I/O data pin for serial

wire debugging

TDI

Test data input

Serial input pin for instructions and data.

TDO

Test data output

Serial output pin for instructions and data.

TRST

Test reset

Initialization-signal input pin.

TRACEDATA3 to TRACEDATA0

Data output

Trace data output pins.

TRACECLK

Clock output

Trace clock output pin.

TRACECTL

Enable output

Trace enable output pin.

Classification

Symbol

I/O

Name

Function

RZ/A1H 数据表(PDF) 21 Page - Renesas Technology Corp

RZ/A1H 数据表(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

RZ/A1H 数据表(PDF) 21 Page - Renesas Technology Corp

RZ/A1H 数据表(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载