| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE3XF2 数据表(PDF) 147 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE3XF2 数据表(HTML) 147 Page - STMicroelectronics |
|
147 / 173 page ![]() ST7LITE3xF2 147/173 EMC CHARACTERISTICS (Cont’d) 13.7.2 EMI (Electromagnetic Interference) Based on a simple application running on the product (toggling two LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/ 3 which specifies the board and the loading of each pin. Note: 1. Data based on characterization results, not tested in production. 13.7.3 Absolute Maximum Ratings (Electrical Sensitivity) Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. 13.7.3.1 Electrostatic Discharge (ESD) Electrostatic discharges (a positive then a nega- tive pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). Two models can be simulated: Human Body Model and Machine Model. This test con- forms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181. ESD Absolute Maximum Ratings Notes: 1. Data based on characterization results, not tested in production. 13.7.3.2 Static latch-up Two complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power sup- ply pin) and a current injection (applied to each in- put, output and configurable I/O pin) are per- formed on each sample. These tests are compliant with the EIA/JESD 78 IC latch-up standard. Electrical Sensitivities Note: 1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC spec- ifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard). Symbol Parameter Conditions Monitored Frequency Band Max vs. [fOSC/fCPU] Unit 8/4MHz 16/8MHz SEMI Peak level VDD=5V, TA=+25°C, SO20 package, conforming to SAE J 1752/3 0.1MHz to 30MHz 16 17 dB µV 30MHz to 130MHz 20 25 130MHz to 1GHz 15 16 SAE EMI Level 3 3.5 - Symbol Ratings Conditions Maximum value 1) Unit VESD(HBM) Electro-static discharge voltage (Human Body Model) TA=+25°C 6000 V Symbol Parameter Conditions Class 1) LU Static latch-up class TA=+25°C A |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |