TDA7590 datasheet(19/40 Pages) STMICROELECTRONICS

19 / 40 page

TDA7590

DSP peripherals

19/40

7.7

Timers and Watchdog Block

The Timers and Watchdog Block consists of a common 21-bit prescaler and three

independent and identical general-purpose 24-bit timer/event counters, each with its own

Each timer has the following capabilities:

●

Uses internal or external clocking.

●

Interrupts the Mozart after a specified number of events (clocks).

●

Signals an external device after counting internal events.

●

Triggers DMA transfers after a specified number of events (clocks) occurs.

●

Connects to the external world through designated pins TIO[0-2] for timers 0-2.

When TIO is configured as an

●

Input: Timer functions as an external event counter. Timer measures external pulse

width/signal period.

●

Output: Timer functions as a:

–Timer

–

Watchdog timer

–

Pulse-width modulator.

7.8

PLL

The PLL generates the following clocks:

●

DCLK: DSP core clock

●

DACLK: ADC and DAC clock

●

LRCLK: left/right clock for the SAI and the CODEC

●

SCLK: shift serial clock for the SAI and the CODEC

7.9

CODEC CELL

The main features of the CODEC cell are listed below:

●

20 bits stereo DAC, and 18bits ADC

●

I2S format

●

Oversampling ratio: 512

●

Sampling rates of 8 kHz to 48 kHz

The analog interface is in the form of differential signals for each channel. The interface on

the digital side has the form of an SAI interface and can interface directly to an SAI channel

and then to the DSP core.

DCLK can be supplied either by the internal PLL or by external, to allow synchronization

with external anal digital sources.

TDA7590 数据表(PDF) 19 Page - STMicroelectronics

TDA7590 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表下载