| 数据搜索系统,热门电子元器件搜索 |
|
ST6391 数据表(PDF) 44 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST6391 数据表(HTML) 44 Page - STMicroelectronics |
|
44 / 68 page ![]() SERIAL PERIPHERAL INTERFACE (Continued) Figure 49.Sofware Bus (Hardware Bus Disabled) Timing Diagram STD SPI Protocol (Shift Register) This protocol is similar to the I 2CBUS with the ex- ception that there is no acknowledge pulse and there are no stop or start bits. The clock cannot be slowed down by the external peripherals. In this case all three outputs should be high in or- der not to lock the software I/Os from functioning. SPI Standard Bus Protocol: The standard bus protocol is selected by loading the SPI Control Register 1 (SCR1 Add. EBh). Bit 0 named I 2C must be set at one and bit 1 named STD mut be reset. When the standard bus protocol is selected bit 2 of the SCR1 is meaningless. This bit named STOP bit is used only in I 2CBUS or SBUS. However take care thet THE STOP BIT MUST BE RESET WHEN THE STANDARD PRO- TOCOL IS USED. This bit is set to ZERO after RE- SET. ® ST6391,92,93,95,97,99 40/64 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |