| 数据搜索系统,热门电子元器件搜索 |
|
ST7262 数据表(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7262 数据表(HTML) 22 Page - STMicroelectronics |
|
22 / 132 page ![]() ST7262 22/132 Figure 18. Reset Timing Diagram Note: Refer to Electrical Characteristics for values of tDDR, tOXOV, VIT+ and VIT-. Figure 19. Reset Block Diagram Note: The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog). VDD OSCIN fCPU FFFF FFFE PC RESET tDDR tOXOV 514 CPU CLOCK CYCLES DELAY RESET RON VDD WATCHDOG RESET LVD RESET INTERNAL RESET PULSE GENERATOR 200ns Filter tw(RSTL)out + 128 fOSC delay |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |